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MULTILEVEL PARALLEL COMMUNICATIONS

Sanjay Khanna
Old Dominion University, 1993

Director: Kurt Maly

The research reported in this thesis investigates the use of parallelism at mul
tiple levels to realize high-speed networks that offer advantages in through
put, cost, reliability, and flexibility over alternative approaches. This research
specifically considers use of parallelism at two levels: the “upper” level and
the “lower” level. At the upper level, N protocol processors perform functions
included in the transport and network layers. At the lower level, M channels
provide data and physical layer functions. The resulting system provides very
high bandwidth to an application. A key concept of this research is the use
of replicated channels to provide a single, high bandwidth channel to a sin
gle application. The parallelism provided by the network is transparent to
communicating applications, thus differentiating this strategy from schemes
that provide a collection of disjoint channels between applications on different
nodes. Another innovative aspect of this research is that parallelism is ex
ploited at multiple layers of the network to provide high throughput not only
at the physical layer, but also at upper protocol layers. Schedulers are used to
distribute data from a single stream to multiple channels and to merge data
from multiple channels to reconstruct a single coherent stream. High through
put is possible by providing the combined bandwidth of multiple channels to
a single source and destination through use of parallelism at multiple protocol
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layers. This strategy is cost effective since systems can be built using stan
dard technologies that benefit from the economies of a broad applications base.
The exotic and revolutionary components needed in non-parallel approaches to
build high speed networks are not required. The replicated channels can be
used to achieve high reliability as well. Multilevel parallelism is flexible since
the degree of parallelism provided at any level can be matched to protocol
processing demands and application requirements.
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Chapter 1
Introduction

As computer communications advance further in to optical networks technol
ogy, more importance and expectations in terms of throughput is placed on data
communications. Fiber optics networks (e.g. FDDI - Fiber Distributed Data
Interface) supply much higher bandwidth (100 Mbps) to users than the current
networks (e.g. Ethernet - 10 Mbps). The promise of these new technologies has
led to prototyping and development of true high bandwidth applications. These
applications with high bandwidth and strict delay requirements place additional
performance requirements on communication protocols. These applications in
clude full motion video for use in teleconferencing which needs high bandwidth
and puts tight bounds on the network delay and computer imaging - medical,
weather and seismic - which demands low latency for data collection and high
throughput data transfers. Visual techniques are also becoming increasingly
important to understand the results from advanced computer models and sim
ulations. Distributing a problem among networked computing resources, and
computer steering are used for visually oriented modeling. Such needs result
in large bandwidth requirements. For example, to drive a 1280x1024 24-bits
color display updated 15 frames per second requires 472 Mb/s.
Currently available low-end (single CPU) workstations, such as SUN
Sparcstation 1, are now capable of processing network I/O in the excess of 10
Mb/s. But to sustain higher throughput, say 500 Mbps, the network interface
of the workstation must process packets at the rate of approximately one packet
1
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every 2 (is for 100 bytes packets or every 20 (is for 1 Kilobyte packets. This
implies that if a processor capable of executing one instruction every 50 ns
is used, only 40 or 400 instructions are allowed for each packet. This strict
processing requirement has several solutions. The traditional approach is to
use a faster processor. Alternatively, several slower processors can be used in
parallel.
The other aspect of the problem of supporting hundreds of M b/s of
throughput needed for modern applications is the availability of the physical
media which can carry data faster. The currently available inexpensive LANs
can carry data at 10 M b/s (Ethernet or Token Ring).Also, faster solutions like
lOOMb/s FDDI, 150Mb/s DQDB and 155Mb/s ATM LANS are available. But
cost may become a factor in their selection. From current market estimates,
an Ethernet card is available for less than $100 whereas an FDDI card is more
than $1500. The choice of a particular network technology is always driven by
the requirements of the network designers and cost is an important factor in
their design. From above numbers, there is an indication that employment of
parallel and inexpensive LANs can be a cheaper alternative to purchasing an
expensive, and faster serial LAN. But one must not ignore the fact that there
are other costs involved in intelligently using the parallel channels. Also, there
is a possibility of this trend in costs to continue as technology advances (cost
of one fast channels vs. many slow channels).
The research reported in this thesis investigates and demonstrates the
use of parallelism at multiple protocol levels to realize very high speed networks,
providing multi-hundred M b/s bandwidth, that offer advances in throughput,
cost, reliability, and flexibility over alternative approaches.
This research specifically considers the use of parallelism at two levels —
the upper level, and the lower level. At the upper level, “n” protocol processors
perform functions of OSI transport and network layers. At the lower level,
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“m” channels provide data and physical layer functions. The system provides
a very high bandwidth to an application and is termed the “Multilevel Parallel
Communications System”.
A central idea of this research is the use of replicated channels to provide
a single high bandwidth channel to a single application. The parallelism inher
ent in the network is transparent to communicating applications, thus differen
tiating this strategy from schemes that provide a collection of disjoint channels
between applications on different nodes. An innovation of this approach is
that parallelism is exploited at multiple layers of the network to provide high
throughput not only at the physical layer, but also at upper protocol layers.
Very high throughput is possible by providing the combined bandwidth
of multiple channels to a single source or destination, and through the use
of parallelism at multiple protocol layers. This strategy is cost effective since
systems are built using standard technologies that benefit from the economies
of a broad application base. The exotic and revolutionary components needed
in monolithic approaches to high speed networks are not required.
Replicated channels can be used to achieve high reliability as well as per
formance. Faults may degrade the performance but operations can continue,
thus providing graceful degradation which is otherwise impossible in a single
channel network. The multilevel parallelism approach is flexible since the de
gree of parallelism provided at any level can be matched to protocol processing
demands and applications requirements.
Demonstrating both the benefits and limitations of incorporating par
allelism as a central concept in the design of LANs is the purpose of this
research. In our parallel approach, multiple copies of existing hardware and
software components are used in parallel to provide for concurrent transmis
sion and reception of single application’s data. Here, parallelism is defined as
the representation of a single user’s data as a set of concurrent data streams
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which can be moved in parallel. The degree of parallelism at any level is de
termined by the number of processing elements or channels needed to operate
on the data streams in parallel without introducing a bottleneck in the overall
flow. This technique of protocol processing is called M u ltilev el P arallelism .
The number of data streams may vary as they are being processed at various
levels of the protocol stack. Scalability of this approach is defined in terms of a
system scaling with the number of processors and physical channels as well as
the ability of different nodes to use different bandwidth levels in the network.
I believe that the use of parallelism in network node equipment and on the
network itself will provide a mechanism for large increase in communication
performance. This improvement of network is similar to the way that parallel
computing techniques which have been used to achieve dramatic advances in
the computational power of the computers. The question of what parallelism
provides in terms of performance, reliability, and cost is intimately tied to how
parallelism is implemented. Issues which arise include data decomposition, pro
cess replication, channel selection and control, and end-to-end control. Many
of these are similar to issues which exist in parallel computing.
There are many way to construct a parallel protocol processing struc
ture. One way is to construct as a pipelined structure.

In various stages

of this pipeline, multiple packets can be processed simultaneously for various
fields in the packet structure. Alternatively, independent processing of several
fields of a packet can take place in different stages of pipeline simultaneously.
Due to the packet formats and placement of checksum, however, it is difficult
to parallelize the processing of a single packet (i.e. process several fields si
multaneously). Also, replicated parallel structures can be constructed which
can perform independent protocol processing on several packets. Each of the
replicated structure must have very little resources and information to share
with other structures for best performance. An important requirement in this
scheme is the division of application data into multiple data streams at the
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sender’s end and then merging them at the receiver’s end. This approach
depends upon the scheme used to connect the replicated structures. In this
research, I have followed this approach as it is flexible and a natural evolution
of existing software and hardware components.
A two level classification for parallelism in protocol processing is found
in [103]: functional parallelism and data parallelism. Functional parallelism
is the decomposition of a protocol task at a given level into several tightlycoupled, parallel subtasks. In the data parallelism approach, identical protocol
processing tasks run independently on several processors; each handling packets
from one or more data streams. (This is the approach used in multilevel par
allelism.) The key difference between the two approaches is that the protocol
process is decomposed in the first approach and replicated in the second.
Note that functional parallelism is limited in its degree of parallelism
by the number of distinct subtasks in the protocol and the dependence among
subtasks. In the data parallelism, different degrees of parallelism can be applied
to different layers to provide services sufficient for th at level. Because, in data
parallelism, processors are operating on separate packets, they are largely inde
pendent and synchronization overhead is small. Both, but to a greater extent
the latter approach, are scalable with physical processors providing network
services when needed and available to other tasks at other times.
D ata parallelism also provides a performance advantage when differing
classes of service are required for different communicating applications. This
gives the flexibility of running, for example, several copies of TCP on one set of
processors and copies of UDP on other processors. Further, for TCP support,
one processor might handle all of the small packets for several light load user
applications and others share the process load for a single “high-bandwidth”
application. Thus, even in shared memory machines, this approach avoids
frequent context switches and cache misses for processors handling high band
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width applications. In addition to this, previous work indicates a performance
improvement is realized by placing traffic with similar attributes on separate
channels [64].
One advantage of parallelism which needs no demonstration is increased
reliability [48, 60]. One can exploit the redundancy of multiple resources to
achieve graceful degradation if individual resources fail. A second advantage is
flexibility. Parallelism does not have to be restricted to homogeneous networks
and systems. No intrinsic reason prohibits from sending packets concurrently
over different media access boards such as Ethernet or FDDI cards. Similarly,
one can have heterogeneous nodes, such as workstations and parallel computers,
communicating over the same parallel net. Finally, multiple applications can
use parallel communication simultaneously. A third major advantage, and the
one which I seek to study, is performance gain. W ith parallel resources, gains
are generally available over a broad range of conditions if some form of dynamic
load balancing is used. Parallelism’s potential can be a near linear gain at least
for several processors and channels. At some point adding more processors will
not significantly add to performance because the overhead of parallelization
increases (due to the cost of additional resources and load control).
The motivation for this research is the inability of the current protocol
implementations on existing architectures to support high throughput to a sin
gle user application. This problem of preservation of throughput at higher OSI
layers is more critical when network like FDDI (100 Mb/s) is employed. A very
small percentage ( « 17%) of the FDDI bandwidth is available at the transport
layer and approximately half of the bandwidth available at the transport layer
is observed to be used by any one user application. This loss of bandwidth as
one moves up the OSI stack is illustrated in Figure 1.1. As seen from this fig
ure, the ideal case will be when the entire bandwidth available at the physical
layer can be used by the user applications. But the conventional implementa
tions show a marked deterioration from the ideal case. To solve this problem of
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Figure 1.1: Motivation
inability of preservation of bandwidth at the higher ISO levels, many research
efforts have been carried out in the past. There have been proposals for the
extensively redesigned transport protocols, newer protocol stacks (with layers
removed/merged), implementations of the protocols in silicon and parallel im
plementation of the protocol processing. The research presented in this thesis
is entirely based on a parallel approach to the solution of this problem. Other
approaches are presented in Chapter 2.
The ISO seven layer stack model of communication may not be workable
for multi-hundred Mb/s network implementations due to extra overhead asso
ciated with maintaining the layer segmentations. Nevertheless it still serves as
a good model to discuss the potential introduction of parallelism into a sys
tem. I have introduced a very general form of parallel communications in this
research. A major part of this research explores the possible use of multilevel
parallelism for high performance communications. Parallelism at the transport
and network layers can provide high bandwidth service while a single transport
like connection service to any application. At the data link or media access
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layers, parallelism can be introduced by having separate processors (media ac
cess cards e.g. FDDI cards) for each channel. At the physical channel level,
a number of alternatives exists. On one hand, a simple space multiplexing of
separate optical fibers to handle individual streams of data can be used . On
the other hand, wavelength division multiplexing of all streams onto a single
fiber can also be used.
How can one integrate all these various possibilities into a single sys
tem and what other questions arise as a result of integration? This research
work has made an attem pt to answer this. Scheduling policies which utilize
physical channels effectively are studied in detail. Protocol processing issues
arising out of scheduling and their impact on overall performance are stud
ied. In particular, I am interested in identifying scheduling policies, window
management techniques, timeout and acknowledgment handling policies and
retransmissions. Based on the results of this study, different network schedul
ing policies (to effectively balance load on parallel channels) are tested on a
parallel Ethernet network.
With this background about the problem and the possible solution ap
proaches, let us refer to Figure 1.1. As a comparison to the conventional pro
tocol processing and its performance, expected performance curves for data
parallelism have been drawn. For some degree of parallelism, the ideal case in
performance would be a vertical line. In real world, it is expected that perfor
mance will be worse than the ideal case. A greater fraction of the bandwidth,
however, is expected to be preserved at the higher levels in comparison to what
is preserved in today’s network architectures.
In this thesis, I explore issues in multilevel parallel communications.
This exploration is extended to determine what performance gains can be ex
pected from currently available architectures. In Chapter 2, various efforts
researchers have done to implement high performance communications are de

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

9

scribed. An attem pt to categorize different efforts in the classification of various
research activities in the area of high speed networks has been made. In Chap
ter 3, the generic concept of multilevel parallel communications, various issues
and their related options, and a special case study of the generic model which
becomes the model of all later discussions are presented. In Chapter 4, three
multi-processor instantiations of this model are introduced. A description of
the simulation model is also provided. Performance results from simulations
are reported in Chapter 5. I also performed experiments on a parallel net
work testbed. Results of these experiments are also reported here. Finally, I
summarize our conclusions in Chapter 6.
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Chapter 2
Background and R elated Research

Parallelism is commonly in use in several research areas and products relating
to electrical engineering and computer science. The ideas motivating the use of
parallelism in these areas suggest the need for, and the benefits of parallelism in
network systems. Parallelism in network systems can be employed at various
levels of the protocol stack. In this chapter, an introduction to the parallel
systems already in use in computations, computer systems and telephony is
presented first. Advances in the media access protocols which are key elements
in building a high performance LAN are also reported. Growing interest in
protocol processing resulted in new developments in recent years. A great
deal of research has been directed towards developing new transport protocols,
porting existing and new protocols to silicon, and developing Transputer based
protocol processing systems. A survey of such activities is presented as well.

2.1

Com parison w ith Prior Parallelism

Parallelism has been employed in computing for over 20 years [2, 33, 102]. The
major reason for using parallelism in computers has been to increase computa
tional speeds by increasing the overall processor power in a computer [72, 58, 5].
Continued work in parallel computing is based on supposition that increasing
computational speeds to sufficient levels is either not possible for serial struc
tures, or it is more effectively done by the use of replicated processor structures

10
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for reasons of cost, and development time.
A secondary reason for using parallelism in computers has been faulttolerance. The replicated processor structures is used to achieve some degree of
fault-tolerance, although hardware parallelism is not the only technique used to
achieve fault-tolerance. Historically, fault-tolerant computing has been of inter
est to niche markets, with application types including general-purpose commer
cial systems, high availability systems, systems with long life needs (especially
space-borne systems), and systems providing critical computations (especially
real-time systems). Many of the computers designed for these applications
achieve their fault-tolerance in part by the use of parallel, and redundant pro
cessing elements [89].
Parallelism has also been employed in backplane buses. Micro, mini,
and main-frame computers have used parallel connections for transmission of
address and data signals. For example, VME, a bus standard commonly in
use now, uses two separate 32-bit bus lines for address and data [1]. As with
computing, it is possible to use the parallelism inherent in buses to achieve
fault-tolerance, although many efforts todate at including fault-tolerance in
buses have focussed on use of parity bits, redundant arbitration procedures, and
redundant clocks[73]. Research work in re-arrangeable networks (for example,
shuffle exchange networks) has resulted in techniques to achieve fault-tolerance
in buses by switching incorrectly operating channel out of the bus [81].
Electronic interface links have commonly employed parallelism. In some
ways, they can be thought of as extensions of parallel buses. The centronics
parallel interface used to connect printers to computers is common example.
A more recent example is the high performance parallel interface (HiPPI). A
standardization effort by ANSI task group. It implements parallelism using 25
meters of twisted pair copper wire. Research work has been done in the area
of parallel disks, or Redundant array of inexpensive disks (RAID)[75]. Initial
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results indicate a potential for both cost and fault-tolerance improvements in
data storage technology.
Parallelism has been employed in local area networks, but generally
only for fault-tolerance. Arcnet-based networks with a redundant twinax bus
structure were developed for common industrial use in control systems as early
as 1984 [42]. An Ethernet compatible system with counter rotating fiber rings
was developed in 1985-1987 and is currently in widespread use [99, 98]. It
contains automatic and transparent reconfiguration in the event of single or
multiple station or cable failures. The fiber distributed data interface (FDDI),
a new and popular ANSI standard that also utilizes self reconfiguring counterrotating fiber optics rings, is currently gaining widespread use among a large
number of vendors. W ithin the FDDI committee in ANSI, there has been
discussion of the use of the redundant pathway in an FDDI network as an
additional pathway for data transfer, but as yet there is not a part of the
standard.
Within metropolitan and wide area networks, parallelism has been used
to increase throughput between two points as well as to increase fault-tolerance
through diverse routing. The most common example of the use of geograph
ically diverse parallelism is the long distance telephone network [49]. When
parallelism is used in telephony for extra throughput, however, it is generally
to provide multiplexing capability; the resulting large bandwidths are not avail
able to be used monolithically, for single sets of users. Plans exist to use source
routing bridging techniques to transfer up to sixteen parallel channels of in
formation across local and metropolitan, and potentially wide area networks;
with this technique, a single set of users can simultaneously use diverse paths
within a multiple-connected network to achieve a high data rate throughput
capability.
Parallel networking is employed in the newly developed asynchronous
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transfer mode (ATM) system [92]. Here parallel networks are obtained through
the lower virtual circuits (Synchronous Transfer Mode or STM) support for high
data rates. Bandwidth can be increased by request to the underlying network
control but the ATM system has no mechanism within its own operations to
utilize the parallelism to its advantage. In addition, the parallelism provided
by the STM results in out of sequencing of the arriving packets (or cells in
ATM) and hence there is a need for having a controller at each end which must
periodically test the circuit in order to enable correct sequencing [7].
Finally, some initial work on employing parallel channels directly on
optical fibers has been done. Based on current trends and theoretical limits on
the speed of electronic circuitry, the vast bandwidth capability of fibers (on the
order of Terabits per second) is unlikely to be utilized by electronic time division
multiplexing (TDM) alone.

Indeed, there are strong arguments suggesting

that optical processing be employed to multiplex a number of moderate speed
electronically multiplexed TDM channels. This techniques is more feasible
than further pushing the single channel speed given the limitations of electronic
circuitry [47].
Wavelength division multiplexing (WDM) is another technique to ob
tain parallel channels on an optical fiber. Tunable lasers [56] may be used for
wavelength generation, but this necessitates optical heterodyne techniques for
detection. Suitable choice of modulation (for example, wide-deviation FSK)
can lessen requirements on transmitter and local oscillator stability. Alterna
tively, wider wavelength separation may be used allowing use of passive optical
filters. Considerable progress has been made in improving resolution of such
filters [14, 88], and in implementing them in fiber-like structures [82].
Collectively, these efforts relating to parallel computing, parallel buses,
parallel links, parallel disks, and self-healing local, metropolitan, and wide area
networks demonstrates th at parallelism, when properly employed, can provide
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significant advantages relating to performance and system cost.

2.2

A dvances in M edia A ccess Control Protocols

Networks can be divided into two categories: those using point-to-point connec
tions and other using broadcast channels. Media access protocols are important
in those networks which use multiaccess channels as the basis of communica
tion. From experience with static channel allocation, Ethernet[4] and Token
Ring LANs, significant understanding for low bandwidth, high latency proto
cols has been gained. It is preferable to talk of relatively new media access
control (MAC) protocols such as FDDI, DQDB, CSMA-RN, and HiPPI. De
velopment of such high performance media access protocols will result in the
building of high speed LANs. Their importance in parallel networks will become
obvious when they are commonly used and cheaper to build. Their wide-spread
acceptability will result in their cheaper integration to parallel networks. For
these reasons, it is important to mention the developments in this area.
Perhaps the most significant accomplishment of FDDI (Fiber Distributed
Data Interface) [52, 53, 59, 85, 93, 94, 29, 6, 24, 41] is its interoperability with
existing networks and processors. Its design provides for implementation for
back-end peripherals to processors, back-bone interconnection of networks, and
as a network for interconnection of a variety of workstation types. The basic
design is a dual counter-rotating ring. A variety of traffic types are accom
modated including isochronous, synchronous, and asynchronous traffic. Each
of the rings are a version of the token ring format where each node transmits
according to a timed token rotation protocol to allow processing of synchronous
traffic. The design also includes fault tolerance capabilities. A single link can
be severed without disconnecting the nodes and the network becomes a single
ring rather than a dual ring. As with other token rings, the sending node is
required to remove packet it places on the ring. Recent development of copper
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based FDDI or CDDI has caused a renewed interest in FDDI. CDDI is a copper
based cheap alternative to fiber optics. CDDI is less expensive because the use
of opto-electronics is avoided.
Similar to Fasnet[62, 84], DQDB uses a dual unidirectional bus archi
tecture. The node at the head of the bus inserts frame markers on the bus and
handles reservation of frames for synchronous traffic. This approach does not
issue tokens, but instead pumps empty frames onto the bus for use by nodes
with queued packets. Like Fas net, DQDB places traffic on channels on the
network based on the upstream or downstream physical position relative to the
sender. The interesting aspect of DQDB is the distributed queueing algorithm
the developers claim to be a perfect scheduler. In addition to being more equi
table in allocation of bandwidth to nodes on the bus, DQDB is designed with
recovery procedures to enable the network to reconfigure itself in the event
of a single cable cut. If a second link is severed, the network is physically
disconnected. DQDB also provides for prioritization of packets. Due to the
more efficient placement of packets by the distributed queueing algorithm of
DQDB, one would anticipate better throughput (packets/sec) and better delay
performance. Throughput could be slightly improved by taking advantage of
packets which have been reserved for downstream use, but will be emptied be
fore reaching the sending node. This would require that the upstream node’s
destination is prior to the downstream node that will reuse the packets.
CSMA-RN[36, 37, 34, 55] is a carrier sensed multiple access protocol for
high data rate ring networks. This protocol takes advantage of the fact that, at
high data rates, networks can contain multiple messages simultaneously over
their span, and that in a ring, nodes need only to detect the presence of a
message arriving from the immediate upstream neighbor. When an incoming
signal is detected, the node truncates the message it is presently sending instead
of aborting it. The service time is basically a function of the network rate; it
changes by a factor of 4 between no load and full load. Wait time, which is zero
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for no load, remains small for load factors up to 70% of full load. Response
time, which adds travel time while on the network to wait and get serviced, is
mainly a function of network length, especially for longer distance networks.
Destination removal on average increases network load capacity by a factor
of 2. A scaling factor based upon message to network length demonstrates
that CSMA-RN is applicable to wide area networks too. When the assumption
of uniform destination selection on the ring of gigabit speeds is dropped, the
problem of ring hogging and fairness may become serious issues in local area
networks.
Interconnect Source
Request
Connect
Packet
Burst

HiPPI
Source

Ready

HiPPI
Destination

Inteconnect Destination
Clock
Data and Parity

Figure 2.1: Physical Interface for HiPPI

HiPPi[101] is a physical and link layer protocol used to transport data
at a rate of 800Mbps as detailed in ANSI X3T9.3 standard. Each HiPPI link
is a simplex electrical link consisting of 32 data bits, 4 parity bits, 7 control
signals, and 1 clock signal. The peak data throughput that can be achieved is
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793Mbps. For a full duplex HiPPI connection, two independent simplex HiPPI
connections are required. Figure 2.1 illustrates the physical interface used for
HiPPI connections between source and destination machines. The intercon
nect source and destination signals indicate that hosts are powered up and the
network is connected. The request signal is used by the source to establish con
nection with the destination. The source places a 32 bit I-field on the data bus
when the signal is asserted. This I-field may be used for routing and address
ing functions. The destination HiPPI responds to a request signal by asserting
connect signal. The packet signal is used to delineate packet boundaries. It
has no limit on the size of a packet. Each packet is composed of bursts, and
bursts are normally lKBytes. The clock is 25MHz clock with 50% duty cycle.
The ready signals are used for flow control. The error detection consists of
a parity bit, associated with each byte of data, and a length/longitudinal re
dundancy code(LLRC). This combination is guaranteed to detect all three-bit
errors. Congestion control and single point of failure are the two weak points
about HiPPI interface. When two HiPPI hosts are connected over Internet,
the intermediate gateways and routers will get swamped with data.

2.3

Advances in Protocol P rocessing for H igh Speed
Networks

Made possible by progress in fiber-optic and VLSI technologies, networks of
fering increased transmission capacity at decreased error rates are becoming
available. New applications can benefit from this bandwidth but software pro
tocol processing rates have not kept up with available raw transmission speed
available at the hardware level. The performance bottleneck has hence shifted
from the network to the processing required to execute communication proto
cols in workstations and servers[15, 39, 77, 17, 31, 3]. Owing to this, a single
application cannot utilize a reasonable fraction of the bandwidth of a com
munication network, even on readily available networks with data rates in the
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10Mbps range. This restriction becomes more acute when when networks offer
ing larger bandwidths e.g. FDDI (100Mbps) become widespread. Thus the de
sign decisions used in developing many existing protocols are inappropriate for
the evolving networks. The three main decisions in question are the liberal use
of processing power to reduce transmission costs, addition of extra processing
cost to recover from errors, and the use of relatively simpler flow-control mech
anisms. The efforts in high speed networks (especially, protocol processing)
can be classified [103] as shown in Figure 2.2. Various independent efforts were
adopted by researchers. A large number of them proposed new protocols for
transport layer [9,11,10, 32,96,57,97,18, 71,25,46, 66, 86,30,13,39,40,15].
XTP, one of such newly developed transport protocol, has gained some
acceptability for high speed networks but it is still far from widespread accep
tance. Since Internet’s TCP has a very large existing base, there is a great deal
of inertia in the community against accepting new protocols. Most of the pro
poses protocols have been designed for use with a particular problem domain
in mind (for example, VMTP was designed for transaction oriented communi
cations). There are doubts about their performance in a general environment.
TCP[8, 16, 20, 21, 80] relies on the Internet Protocol (IP) to provide
a unified network-wide datagram service, independent of many subnetworks
that make up the Internet. The emphasis on survivability in the presence of
failed nodes and desire of independence from particulars of the underlying net
works have led to development of the connectionless network service, readily
be implementable on large numbers of inexpensive routing nodes. This service
also recognized the different requirements of end-to-end data transport ser
vice. One of these is the fully reliable, connection-oriented, byte stream data
transmission provided by the Transmission Control Protocol (TCP). TCP suf
fers from the problem of retransmission ambiguity: when an acknowledgment
arrives for a datagram that has been retransmitted, there is no indication of
whether the acknowledgment is for the original or retransm itted packet. This
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may result in error in the estimate of round trip times. According to Clark’s
analysis [17], approximately 400 instructions are required to implement a TCP
receiver. This includes 154 lines of common code for entering and exiting pro
cedures, 59 instructions to perform protocol processing tasks, 35 instructions
for buffer management for packets that have been transm itted and are awaiting
acknowledgment and 57 instructions for IP processing. To implement TCP on
a RISC machine, the analysis assumes an extra 33% overhead bringing the final
total to 400 instructions. Clarks’s analysis also showed that 235 instructions
were required to transm it a packet. The great amount of analysis performed on
TCP protocol and its widespread use motivated us to consider it as a potential
protocol for parallel networks.
Alternatives to OSI protocol stack for computer communications have
been suggested. An important contribution, the development of Horizontally
Oriented Protocol Structure (HOPS), is reported by Haas in [44]. The main
idea behind HOPS is the division of the protocol into functions instead of
layers. The functions, in general, are mutually independent in the sense that the
execution of one function can be performed without knowing the results of the
execution of another. Thus intercommunication between layers is substantially
reduced. This reduces the latency of the protocol and improves throughput.
HOPS can be implemented as a collection of custom designed hardware and
general purpose software.
There have been attempts to implement protocol engines in silicon.
These VLSI implementations result in very inflexible protocol processing. Once
developed in VLSI, it will be very difficult to change protocol parameters to
match changes in environment. The goal of using VLSI chips is to find another
way of translating protocol specifications into implementations. The approach
taken by such implementations mostly deal with the protocol state machine
and do not necessarily improve the performance of a protocol layer. Other
problems of flexibility of VLSI implementation include the lack of support for
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multiple connections on a single chip. The PSi Compiler and work reported in
[26] deals with design of VLSI implementation out of protocol specifications.
Additionally, within the XTP project[12] an architecture for a VLSI chipset for
XTP protocol is described. The Modular Communication Machine (MCM)[68]
aims at a modular system design based on functional units (e.g. protocol
functions) that are programmable for special protocol requirements. If high
performance is possible with a programmable element using general protocols,
then this is a more desirable approach rather than the inflexibility and cost of
VLSI implementation.
Another research effort has been concentrating on developing network
adapter boards which can process protocols at higher speeds. This effort is
based on separating host processing from protocol processing. Integration of
such adapter boards into the host systems may be an issue. The Network
Adapter Board[54] developed at Stanford University is optimized for working
on VMTP messages; for example, it supports the calculation of the checksum
on the fly. The other concept of realizing a special adapter board is based on
the description of the protocols with Petrinet[87]. Special hardware is needed
to realize petrinet based adapters. Carnegie Mellon University has built a high
speed local area network called Nectar that uses programmable communication
processors as host interfaces [28]. They have implemented the T C P /IP pro
tocol suit and Nectar-specific communication protocols on the communication
processor. Steenkiste, et al. [90] look at a host interface architecture which
streamlines the execution environment for protocol processing. In particular,
a Communications Accelerator Block (CAB) is provided which minimizes data
copies, reduces host interrupts, supports DMA, hardware checksum and net
work control access. The system is mapped to both an iWarp parallel machine
and to a DEC workstation with a TURBOchannel bus. Jain et al.[50] propose
an architecture based on parallel processing to achieve Gbps rates for endto-end protocol processing. The key concept is that of processing packets on
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distinct processors in parallel. The protocol processing task is presumed to be
accomplished in front-end system which is dedicated for this purpose. They
assume suitable hardware support to perform any necessary lower layer pro
tocol processing. Using global data structures for the window context records
increases the probability of contention in this architecture. In [83], Ramakrishnan addresses a similar problem of interfacing a network with 100 M b/s
performance. This work concentrates on partitioning functions between the
network interface and the host software. A simple model is provided in this
work which looks at the performance of the network I/O and predicts user
perceived throughput which is the most important parameter in the evaluation
of overall network system operation. A similar model has been adopted by us
to estimate I/O capabilities of a typical workstation.
A small group of researchers have explored the use of Transputers to
do the protocol processing. Some Transputer based implementations [22, 27]
could be classified as adapter based solutions as well. Using parallelism and
a general purpose solution are main design issues for Transputer approaches.
The University of Erlangen and IBM implementations focus mainly on the
implementation of OSI LLC protocol. They do not support parallelism inside
the protocol state machine, but have built a global memory for Transputers
which seems to be necessary for high performance protocol implementation.
University of Karsruhe implementation supports parallelism based on level of
protocol functions, including global memory concept[103]. Due to software
emulation of global memory in Transputer based solutions, it may not be an
efficient solution to high performance protocol processing.
Another important research effort has been the exploration of use of
parallelism for high speed protocol processing. In [76], La Porta reports an
architecture for parallel implementation of TCP transport protocol. The de
sign is based on dividing the general protocol functions, such as connection
management or reliable data transfer, into subtasks which can be performed in
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parallel. Some of these tasks were performed by dedicated processors and oth
ers are distributed over several processors. Their performance analysis shows
that the parallel architecture may provide up to 60% higher throughput than
the serial implementation of TCP.
Zitterbart in [104] presented another approach towards high perfor
mance communications platform based on a parallel protocol implementation
on Transputers. The important design issues in this implementation are the
protocol subdivision in send and receive, global memory for data send and re
ceive and global memory for control information. The global memory concept
has been emulated in software because Transputers do not support physical
global memory. The major conclusion of this study was that the parallelization
effort is highly protocol dependent and has to be based on a thorough knowledge
of data dependencies between protocol functions. Most of the work discussed
above has concentrated on the separation of protocol processing functions and
performing them in some parallel fashion. We, on the other hand, considered
a different kind of parallelism. In our approach, multiple data streams were
handled for protocol processing by various processors. We also considered par
allelism at physical channels level. The functional parallelism discussed above
compliments in our data parallelism. Moreover, the bulk of parallel network
work [79, 43, 71] employs parallel processing mainly to improve performance at
the transport/network level but little work analyzes the use of parallel physical
channels. In [61, 65, 70, 69, 35], authors have examined strategies for use of
parallel network channels at the media access level as well.
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Chapter 3
M ultilevel Parallel Com m unications

In communications systems the processing of a stream of data from a single
sender to a single receiver is done at different levels of protocol hierarchy both at
the sender and the receiver sites. This view lends itself to a pipelined approach
in which processing can occur at different levels in parallel. In addition, if
data from a single application are split into multiple streams at some levels in
the protocol stack, processing can be performed in parallel on these separate
streams. These streams can then proceed separately through multiple levels
and be rejoined later as appropriate. By judicious choice of stream splitting
and hierarchic levels, one can exploit multiple levels of protocol processing with
process replication at each level: separate identical processes (potentially on
different physical processors) working on individual data streams.
This approach is realizable on several existing hardware architectures
and provides a general framework for presenting the research reported here.
The ideal degree of parallelism, both within and among levels, depends on
physical properties of a particular hardware architecture and which types of
network services are most important. The generic model which describes mul
tilevel parallelism is intended to provide a framework which allows us to study
issues which will be generally applicable to the use of parallelism in network
ing and to study the interaction between particular hardware structures when
using parallelism.

24
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In this chapter, a generic framework for parallel protocol processing is
presented. In a network architecture, major communication components are at
the transport, network, media, and physical layers. These layers are primarily
responsible for information transfer. Major research interests lie in exploring
parallelism at these layers. Thus, a special case of this framework is elaborated
which involves parallelism at transport and its lower layers. Many issues related
to data scheduling among multiple streams and protocol processing (for exam
ple, flow control) arise as a result of the use of parallelism in communications.
These issues and various solutions are also explored in this chapter. In order to
determine how existing host architectures respond to the network I/O needs, a
benchmark study was performed on a typical workstation. This study helped in
identifying major bottlenecks present in the processing of network I/O . Lastly,
a classification of major features considered important for high performance
communications are reported as result of the benchmark study. This classifica
tion will form the basis for instantiations of multiprocessor architectures used
for parallel networks.

3.1

G eneric M odel D escription

Figure 3.1 is a representation of our model for parallel communications in a very
general form. The central idea is to examine parallelism wherever it may be
effective; the model presents those places where we expect parallel processing
to be useful. We do not expect any effective concrete realization to have a large
number of parallel levels but the model is capable of handling them.
As a general model, Figure 3.1 needs further clarifications.

In this

model, the first three layers have been assumed to be merged into one layer
which provides for their functionalities. This is done so because these three
layers have a little contribution in supporting end-to-end communication. In
the model, it is assumed that data from one or more applications are present
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at an intermediate layer, i. D ata (represented as multiple streams) are pro
cessed at protocol layer i by many processors and pass through to next layer
with the help of scheduling processes. Necessary information is assimilated in
a scheduler between layers i — 1 and i so that it can distribute workload in
an intelligent manner to the processes available in layer i. From layer i, data
are transferred to the subsequent layer i + 1 via another scheduler where the
similar data stream scheduling operations are repeated. Eventually, the data
are transferred to the possibly parallel physical channels connecting the sender
and receiver. A similar structure exists at the receiver where data axe processed
and transferred to the receiver application. It should be noted that in receiver
operations, the scheduler between any two layers perform similar scheduling of
incoming data as is done for the outgoing data.
As illustrated in Figure 3.1, at the topmost user application level, an
application’s data is input to the application scheduler (A5i...A5'0). The data
from application (A i...A m) may be a single stream or multiple streams gener
ated by its concurrently executing threads1. Based on criteria of load balancing
and flow control, the application scheduler assigns the application data chunks
to the transport layer processes (T\...T0). It should be noted that number of
parallel streams at application layer and transport layer need not be the same.
The procedure of merging varying number of parallel streams at various layers
is done by interlayer schedulers. Care should be taken such that the schedulers
themselves do not become bottlenecks in the overall performance of the system.
A scheduler can exist between every two layers whenever there is a possibility
of having multiple processes in those layers. Transport schedulers (T S \...T S t)
are between transport and network layers, network schedulers (N S i...N S n) are
between network and data link layer and media access schedulers (P S i...P S m)
are between media access and physical channels. Usually there is a one to one
JIn operating systems which support multi-threading, a thread is a unit of execution and
a process may consist of more than one such concurrently executing threads.
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mapping between the physical channels and media access layers, i.e. for every
channel there is one instance of media access. But when optical communication
is used, wavelength division multiplexing (WDM) can be employed on a single
fiber to allow the system to send multiple streams of data on a single fiber.
Since the model provides for different degrees of parallelism at adjacent
layers, we now have the opportunity to schedule work for individual processes
as data are moved from one layer to the next. The model, which at any level as
sumes a scheduler followed by parallel processing, makes no assumption about
the assignment of tasks to processes or processes to processors. It supports the
idea that several tasks may be performed by a single process and/or several
processes may be assigned to a single processor. Effective assignment depends
on factors such as the degree of interaction among tasks and processes, under
lying hardware, operating system overhead, requirements placed on the overall
communications system, processor loads from other tasks, and most certainly
on the requirements placed on the network performance by the user applica
tion^). In a particular hardware architecture, some tasks may also be realized
in hardware. For example, the scheduling scheme between two levels may be
determined by the bus arbitration scheme in the bus hardware. Thus, Figure
3.1 is the illustration of a very general model of parallelization based on the OSI
stack of communications software levels. Parallelism may not be used at all
levels; it is used only where effective. In addition the concept of levels motivates
the use of pipelining. In a particular implementation, it is unlikely that the
actions at different levels and the number of levels will exactly correspond to
the ISO stack model some layers may be merged. Any model using parallelism
at any number of levels should fit into this generic model.
Because of the identified bottlenecks in the transport protocol process
ing and absence of standard media access protocols designed for multi hundred
megabit speeds, we have chosen to study a system with parallelism at the
transport and media access layers. We have assumed one application process
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connected by some communications fabric (depending on the particular hard
ware present in a node) with n protocol processes running in parallel. These
protocol processes send and receive data using m physical channels with a net
work scheduler to balance load on the physical channels. No parallelism is
assumed at the application level because the emphasis of this study is on use
of parallelism in communications protocol processing. Since multiple protocol
processes exist in this reduced model, a data scheduler will still be required
between application and protocol processes. This scheduler will assign data
segments generated by application to protocol processes in some fashion. This
reduced model is of importance to the discussion because entire research work
and performance studies presented here are based on it. Issues and options
evident in this work have been identified and studied. Moreover, several mul
tiprocessor instantiations were designed based on the model.

3.2

A Special C ase o f General Framework

The general framework discussed in the last section offers parallelism at all OSI
layers of study. To successfully design a practical implementation, a reduced
parallel framework was studied in greater details and is presented in this sec
tion. The three main components of this framework (refer Figure 3.2) are - an
application processor (AP) that generates data to be transmitted, N protocol
processors (PPs) to perform transport and network layer processing, and M
network interface units (NIUs) to connect to the physical media. The NIUs are
media access controllers and can be FDDI or Ethernet interfaces.
A mechanism to allocate application data to protocol processors is needed
because multiple protocol processors are used. Figure 3.2 shows this as a sched
uler process located in the application processor and called Application/ Sched
uler (AS). Regardless of scheduling algorithm used by application scheduler, its
basic job is to allocate data “segments” of one or more packets to protocol pro-
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cessors. It could use feedback, such as the application’s estimate of required
bandwidth, the current load on the protocol processors, or other information
when determining the allocation of data to protocol processors. It can also use
simple policies like, first-come-first-served (FCFS) or round-robin (RR).
The protocol processors (PPs), in addition to performing the transport
and network layer processing, must schedule packets from data segments to the
NIUs. As with the application scheduler, the scheduling algorithm used can
vary. But the basic task is to supply the network interface units (NIUs) with
packets for transmission. This task, labeled NS or Network Scheduler in Figure
3.2, could also be located in a special purpose switch (not shown in Figure 3.2)
which is placed logically between the network layer and media access layer.
The subsequent subsections explain the various interfaces between lay
ers, processing inside a protocol processor, and other issues related to parallel
protocol processing at various layers.

3.2.1

Application-Transport Layer Interface

Data buffers generated by an application may consist of many segments. Each
such segment is associated with specific locations within that buffer. With
respect to the communication system, the data segments within a buffer are
assumed to be independent of each other. The expectation from the communi
cation system is to transfer those segments to a receiver application. How this
objective is achieved is transparent to the application.
The transport and network layers are major components of any com
munication system. These layers are implemented on a set of N processors,
called Protocol Processors or PPs. Data generated by the application are di
vided among PPs by the application scheduler (AS). The physical location of
application scheduler is a design decision. If application scheduler resides in
the application processor, it controls allocation of data segments to PPs in
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a centralized manner. It could also be implemented in a distributed manner
where agents of application scheduler are placed on each of the PPs. All the
distributed agents would need to cooperate on the scheduling task.
The type of scheduling used by application scheduler has an impact
on system performance. One can examine the performance of a system using
simple schedulers comparing first-come-first-serve (FCFS) to round robin (RR).
With first come first served policy, the application scheduler allocates data
segments to PPs as soon as they acknowledge transmission of their previous
segment. W ith round robin, the application scheduler allocates data segments
to PPs in a cyclic fashion without overflowing the buffers. Interaction between
the scheduler and PPs is reduced in round robin because there is no need to
notify the application scheduler when a transmission is complete.
The size of the segment passed from the application processor to the
PPs is also an issue. For example, consider a scenario where very large and
equal segments are assigned to non-uniformly loaded PPs. When a PP receives
its segment and then becomes significantly slower than the others, total system
latency will increase and total throughput will decrease. Alternatively, small
segments mean more work for application scheduler and more interaction be
tween the PPs and the AP. This could also result in lower throughput because
of the processing and data transfers needed for PP to AP communication. In
addition to fixed segment sizes, variable segment sizes may be considered when
loads are non-uniform. With variable segment sizes, the segment size given to
each PP can change as that P P ’s ability to process data changes.

3.2.2

Segm ent Processing at the Transport/Network Layer

The transport/network layer is viewed as a set of processes, called TPs, ex
ecuting on separate PPs. Once a segment is allocated to a sender protocol
process, it is the responsibility of that process to deliver the data to the trans
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port/network layer at the receiving end reliably.
At the transport layer, the management of window, packet acknowledg
ments and retransmissions are major design issues. Even though their imple
mentation is well understood in a single process case, their extension to parallel
processes is not obvious.
In a parallel transport layer, acknowledgments can be processed by ei
ther the sender process (TP) or a central process. The central process may
run on an totally independent processor. When PPs process their acknowledg
ments, the network/transport layer interface is responsible for assigning the ac
knowledgment to a correct protocol process. When a central acknowledgment
process is used, all acknowledgments must be assigned to it. These processes
must also do transport window management. This can be done in distributed
or centralized manner. In distributed case, every protocol process connects to
its counterpart protocol process on the receiver side. All window management
operations and flow control are done between them (independently of other
processes). In a centralized case, one process at each end does window man
agement on behalf of all protocol processes. Therefore, all receive and send
operations on packets will have to be done through this centralized process.
A sender protocol process divides a segment into a number of data
packets (if segment size is greater than transport packet size), prepares them for
transmission, and delivers them to the network layer. The network layer can be
implemented on a single process or a set of processes. I have assumed network
layer processing to be associated with transport layer processing. They both
together form an integral part of protocol processing. Hence, every protocol
process does transport and network layer processing.
PPs generate data packets and send them to the media access layer.
Since I assume a one-to-one relationship between transport and network layer
processing (both residing on a same physical processor), many of the design
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issues in network layer are the same as a traditional network layer. However,
these processes still need to be interfaced with the media access layer. I refer
to the processor that handles the MAC layer functions as an network interface
unit (NIU), and assume m such units.

3.2.3

Transport/Network and Media Access Interface

Each PP has to select a network interface unit to transmit packets. The task of
selecting a network interface unit is done by a NS or Network Scheduler. The
design decisions for network scheduler are similar to those in the application
scheduler design, namely location and scheduling. The network scheduler may
be located at each o PP or in some centralized device. The scheduling algo
rithms can be adaptive or simple. Adaptive scheduling algorithm can be based
on channel load, channel latency, NIU’s queue size or channel’s error rate. An
adaptive scheduler will be able to use the total channel capacity more efficiently
under non-uniform load conditions. An adaptive algorithm requires state infor
mation about each channel. The gathering of state information should be done
frequently such that decisions can be made based on fresh information. At the
receiver end, network interface units receive packets that must be delivered to
PPs. The allocation of data packets to PPs depends on the transport window
management policies. Such allocation techniques vary based on distributed and
centralized policies.
Several issues may arise when a parallel communication protocol pro
cessing model is used. These issues are not existing in the presently available
serial implementations. There are several options to handle these issues. In
the next section, several of these issues and their related options are discussed.
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3.3

Issues and O ptions

In communication systems that use multiple processes at several protocol layers,
many issues which effect performance are dependent on properties of hardware
present in the system. However, several important issues, which would not
exist in a serial implementation, will be present in almost any parallel solution.
These issues are discussed here.

1. Scheduling Policy:
Finding an optimal data allocation strategy from an application pro
cess to many independent PPs and from a PP to many network inter
faces for transmission is a major issue. The scheduling policy will affect
the load balancing potentials among hardware components (processors,
buses, memory, and channels, for example) and can have dramatic ef
fects on performance. The data scheduling task can either be adaptive,
based on information from neighboring layers, or it can be simple, such as
first-come-first-served or round-robin. An adaptive scheduler may result
in better performance (and utilization) at an additional cost of collect
ing state information; it can make decisions based on information about
what is going on below it (for example, queue length at each processor
or expected time of token arrival of a FDDI channel) or what is going
on above it ( when the next set of data will arrive). The cost of do
ing adaptive scheduling, obsolescence of some types of potentially useful
state information and type of scheduling policy are issues which should
be considered when analyzing adaptive scheduling schemes.

2. Scheduler Location:
A scheduling process can run either independently on each PP (dis
tributed scheduling) or on a single processor (central scheduling). For
example, the transport to network scheduler can run locally on each PP
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or in a central device located between network and MAC layers. The
location of a scheduler process will impact the performance and degree
of fault-tolerance of the system.

3. Window M anagement, Time-outs and Acknowledgments:
One approach is to have timers and acknowledgments processed by the
PPs. In this solution, all PPs operate independently yet still contribute
to the task of transm itting a block of data. This is obviously not the only
way to perform these functions and I have identified four basic ways in
which they can be done. Each of these are illustrated in Figure 3.3 and
are discussed in section 3.3.1.

4. Error Detection and Correction Strategies:
Error detection and correction strategies across multiple parallel physical
channels can be employed to recover from lost/corrupted data efficiently.
These strategies can save retransmissions at a cost of additional code bits
per packet. If a forward error correction mechanism[100] is employed, all
of the bits transm itted in parallel need not be present at the receiver to
construct all correct d ata packets.

5. Retransmission Tim er Value and Packet Loss on Channels:
Retransmission tim er value in existing non-parallel transport protocol
implementations is computed based on the smoothed round trip time of
packets over a single channel. This computation may not be valid when
a single transport connection spans over independent parallel channels
meaning that retransmission timer management is an issue in parallel
implementations of communication protocols. In case of lossy channels,
constructing original data at the receiver application may become a dif
ficult task. Consider a scenario where data from a sender application
is sent to a receiver application over multiple channels. Due to packet
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loss on channels, some of the packets sent from a particular transport
window are lost. All protocol processes will continue to transm it their
data except for the one process from whose packet is lost. That particu
lar process will block after the complete window is transm itted and will
unblock when it times out for the acknowledgment. Meanwhile, other
protocol processes may have sent an enormous amount of data since they
do not stop sending. This will result in a large out of order queue at the
receiver (if the application is provided with ordered delivery of segments).
This queue will continue to grow until that lost packet is retransm itted
and received by the receiver. An outcome of this will be added delay in
receiving data and long out of order data queues at the receiver. This
problem may aggravate further when wrong estimates of RTT are used
to fire retransmission timers.
One solution that can be used is to send an acknowledgment for every
TCP packet received. Transport protocols use positive acknowledgment
with retransmissions (PAR). This implies that receiver has received all
the data up to the sequence number specified in the acknowledgment. If
any packet is lost in this sequence, all subsequent acknowledgments will
carry sequence number prior to that lost packet. In this case, a sender
PP will receive more than certain number of such acknowledgments and
conclude that packet is lost. This way the wrong estimate of round trip
times over parallel lossy channels can get compensated with negligible
overhead.

6. Memory Architecture:
In multiprocessor architectures, distributed shared memory for proces
sors versus local memory per processor is a major performance issue.
Although shared memory makes processor coordination simpler, but it
comes at the cost of lower performance. Local memory reduces the load
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on global memory access, but may require additional data copy operations
from one processor’s local memory to another processor’s local memory.

7. Memory Access, Data Copying and Operating System Inter
rupts:
These issues are equally important here as they are in serial implementa
tions. A CPU is interrupted when data arrives at the network interface;
it causes a context switch of currently executing processes and the ex
ecution of interrupt specific code. This is a fixed overhead per receive.
This overhead can be amortized over a multiple receives. That is, the
processor can be interrupted when a certain number of packets have been
received. Also current operating systems copy data from user memory
area to system memory area and then to network interface. This copying
of data is a big percentage of the protocol service time. Lastly, to maxi
mize the memory bandwidth, the memory and cache architecture should
be such that one word is extracted per memory cycle.

3.3.1

Window Management Schemes
...........N
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Figure 3.3: Acknowledgements and Retransmissions
Figure 3.3 illustrates the major choices in handling window management op
erations for acknowledgments and retransmissions. The first solution, called
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Distributed Retransmissions Distributed Acknowledgments (DRDA), assigns
the entire task of window management to the PP that generated a packet. The
receiving P P generates an acknowledgment and sends it to the transmitting
process. This is a distributed solution that essentially uses separate transport
connections between the sending and receiving PPs. Exceptions, timeouts and
retransmissions are handled by individual PPs.
The second solution, CRCA - Centralized Retransmissions, Centralized
Acknowledgments - uses separate PPs on both sides of the connection to main
tain timers and to generate acknowledgments. In this solution, the PP labeled
S(0) assigns a packet for transmission to PP labeled S(j) from a global trans
port window and then sends it to receiving PP labeled R(0). On receipt of a
packet, R(0) notifies a PP labeled R(j) to do protocol processing. R(j) builds
an acknowledgment and refers process R(0) to send it to S(0) process. Re
ceived acknowledgments are forwarded to S(0) and the corresponding timers
are stopped. This solution is similar to that proposed by Jain et al. in [50].
Hence a single transport window is shared by the PPs at the sender and receiver
side.
The third configuration, DRCA - Distributed Retransmissions, Central
ized Acknowledgments - uses a central protocol process for acknowledgments
and distributed mechanism for retransmissions. This mix of centralized and dis
tributed scheme needs a common window for send/receive operations but the
timers for retransmission are managed by individual protocol processes. The
last solution, CRDA - Centralized Retransmissions, Distributed Acknowledg
ments, uses a central process for timer maintenance and packet retransmission.
Each PP generates acknowledgments locally and sends them to a PP on the
sending side.
Providing a completely decentralized solution (DRDA), like the first one
shown in Figure 3.3, reduces interprocessor communication requirements on the
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sending side and one expects throughput to increase. The cost associated with
this solution, however, becomes evident when resequencing is performed at
the receiving end. The receiving application must have enough storage buffers
for incoming out of order segments. These segments must be resequenced
for the receiving application. In centralized case, increased interaction among
processors is required and may increase overall system latency. It may happen
that central process turns out to be a bottleneck.
With the background knowledge of various issues which may impact
the performance of a parallel communication system, I performed a study on
workstation computers to estimate their network I/O performance. The idea
behind this study was to determine various features which may be necessary
for parallel communications architecture. SUN Sparcstation 1 workstations
were selected for study. These workstations are typical example of current
technology for implementing various subsystems like- processor, memory and
network I/O . Major conclusions drawn out of this study will drive our design
decision for multiprocessor workstations for parallel protocol processing.

3.4

Network I /O Perform ance o f a Typical W orksta
tion

I have investigated protocol processing on the Sun Sparc 1 Workstation with
the Solaris 2.0 operating system in order to determine in situ the influence
of its major hardware and software components on performance. The results
are taken from actual observations using instrumentation designed to have a
negligible affect on processing and timing.
Figure 3.4 illustrates the architecture of the Sparc 1 workstation[38].
The placement of SBus controller in the Figure 3.4 reflects the fact that it
gives higher priority to CPU than to other devices. Basic performance features
of the components in our configuration are:
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Figure 3.4: Sparc Station 1 Architecture Based on SBus
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• a 100 Mbyte/sec. backplane bus (SBus) with a 32 bit bus width;
• a 20 MHz CPU clock;
• a CPU with both integer and floating point arithmetic;
• a 64 KBytes cache for data, 32 Kbytes each for data and instructions;
• a virtual write through cache policy, i.e., writes go through the cache
main memory as individual words in order to maintain main memory cache memory consistency;
• a cache miss cost of 13 CPU cycles and the operation is blocked while
the cache is being loaded.
• a main memory access time of 80 ns per long word (32 bits).
The performance numbers I develop are conservative and in most cases
do not reflect best case scenario. Most of the basic numbers are either computed
or borrowed from Sun white papers and performance studies [38, 83]. The SBus
controller is the main interface to all the memory components and its MMU is
used to map virtual into real addresses. The first major step is to evaluate the
effects of basic memory operations. The workstation in our study has memory
rated at 80 nanoseconds per access. However, the faster cache allows for faster
execution of the programs. For repetitive execution of instructions, for the
stream of instructions which do not take major jumps, and for data which lies
in a block such as a packet, the CPU may hit more often in the cache and will
not have to initiate a read from slower main memory. The miss cost in the
cache system is 13 CPU cycles during which CPU is completely stopped and
waits for the cache line to be loaded from memory. Also, costs are attached
to copying of data from cache to main memory and copying between main
memory segments. It takes even longer to copy between main memory and the
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I/O buffers of the network device (Ethernet in our case). In the Sparcstation 1,
this latter copy is done via DMA. The DMA device steals cycles from CPU and
copies the bytes to the I/O device straight from main memory. Hence, the I/O
throughput of the system is limited by the throughput of the DMA. Also DMA
needs to translate virtual addresses to physical addresses so that a transfer can
take place. It uses the MMU for such translations. The whole process of I/O
transfer becomes highly serialized in such a way that the CPU operations and
the I/O transfer may not be able to occur simultaneously. To alleviate some
of the bus congestion problems, Sun in the Sparc station 10 series, provides a
DMA which has an additional MMU unit for I/O transfers.
The times required for memory operations are:
1. reading from I/O space = 8 memory cycles / long word;
2. writing to I/O space = 16 memory cycles / 4 long words;
3. reading from main memory = 1 7 memory cycles / 4 long words;
4. writing to main memory = 9 memory cycles for 4 long words (5 cycles
for setup and 1 cycle per word).
Using above values I can compute the following:
1. Reading from main memory and writing to I/O space = (assuming cache
miss for reads) 2.64 fisec. for 4 long words;
2. Reading from I/O space and writing to main memory = (one word at a
time) 4.48 fj,sec. for 4 long words;
3. Memory to memory copy = 2.08 fisec. for 4 long words.
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Note that these axe for events which include setup time. For operations
which are pipelined, the setup time can be avoided. However, from this in
formation, I get the distinct impression that memory operations are a serious
bottleneck even though the bus is capable of 100 Mbytes/sec. I conclude that
memory to memory copy is 1.3 times faster than memory to I/O copy, and
2.2 times faster than I/O to memory copy. Later observations will provide
more definitive information on exactly how long copy operations actually take,
but I see from these numbers that transfers can be a major bottleneck in the
overall performance of the system. While faster than memory to I/O copying
of buffers, memory to memory copy has a major impact on the performance.
In T C P /IP two copy operations take place - one from user area to kernel area
and another from kernel area to I/O device buffers. If these overheads can be
reduced somehow, the I/O throughput of the system can be increased consid
erably.
The above information provides a basic understanding of the perfor
mance of the Sparcstation 1 architecture. To determine the impact of various
hardware and software components on the protocol processing, I provide a sim
ple model of all major activities which take place. The purpose of this model
is to estimate the service time a typical packet accumulates at various layers
(from user application level to the network interface level) and the various OS
activities that impact a packet’s processing. The throughput achievable is in
versely related to the service time since most operations in the workstation are
highly serialized. The total service time per packet can be broken into three
major components:
• Per packet service time which is fixed;
• Per byte service time which varies with the packet size;
• Operating system overheads.
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To determine the cost of the transport and network layer processing
(TC P/IP in our case), several experiments were performed. In these experi
ments, the CPU time for sending a large volume of data between two Sparcstations connected to a Ethernet was measured. This measurement includes
only the cumulative time TC P/IP code is executed and do not include driver
or kernel time prior to or after the T C P /IP segment. These measurements
were done for a series of packet lengths (64, 128, 256, 512, and 1024 bytes).
CPU time per packet is plotted against the packet length in Figure 3.5. From
the results, the time of T C P/IP processing independent of packet length can
be extrapolated. The Y-intercept of this plot gives us the approximate per
packet service time of T C P/IP processing (independent of packet size) on a
Sparcstation 1. From the plot, it can be observed to be approximately 150 fis.

T C P /J ^ Time in [is
4 5 0 ---------------4 0 0 ---------------3 5 0 ---------------3 0 0 -------- -$ £ 250

-----

200 ------------150 ----------------

100 --------------

200

400

600

80 0

1000

Packet Size in Bytes

Figure 3.5: T C P /IP Processing Time as a Function of Packet Size
A Sparcstation 1 can route 6000 frames/second from one Ethernet card
to another[19], where the frames are of 64 bytes length. This fact gives us
the performance rating of the Ethernet processing. If the memory dependent
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timing is removed from this rate, the service time per frame at the data link
layer (802.3 in our case) is 157 fis.
Based upon the above data, the maximum I/O throughput obtainable
from a Sparcstation 1 can be computed for the maximum packet size for Ether
net (1514 bytes). The frame size independent service time is 157 fis per frame.
With this, the device itself can manage a 77 Mbps2 throughput rate (with the
assumption that it had a fast enough processor on board). When the service
time of copying from main memory to Ethernet adaptor is added (« 250 fis
for 1514 bytes), the I/O throughput rate drops to 29 Mbps. This unavoidable
copy causes the throughput rate to reduce by more than 50%.
All the transfers are done over the SBus and a delay occurs when setting
up the SBus for transfers [38]. If these service times ( « 52 fis for transfer and
« 430 (is for worst case latency for setup) are added to the total time per
packet, the I/O throughput drops to 14 Mbps. Hence, the DMA setup and
MMU translations of the data to be transferred from main memory to I/O
buffers further reduces the throughput by half. I note that the latency which
has been used assumes that all slots on the SBus backplane are full since setup
latency depends to some degree on SBus slot occupancy.
If T C P/IP service time is now added (« 150 fis for every packet + 72 fis
for checksum), the I/O throughput rate becomes 11 Mbps. One major obser
vation from the computations so far is the time spent in computing checksum.
Considering only T C P /IP processing time (« 150 fis), the time for checksum
(~ 72 fis) is almost 50% of the time spent in processing T C P /IP protocols.
However, when considering all other operations, the checksum computation is
mere 5% of the total service time per packet. Thus, removing checksum from
the T C P /IP will not provide major benefits in terms of throughput. The check
2A word of caution: this is not the rate which can be put on the cable since Ethernet is
rated at 10 Mbps.
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sum computation may be a major factor only in implementations of T C P /IP
in a pipeline architecture. In Solaris 2.0, an additional copy of the bytes from
user memory area to the kernel memory area occurs. The time for this memory
to memory copy is 200 fis. Thus, the network I/O throughput is reduced to
9 Mbps, which is the maximum throughput rate that can be expected from a
Sparc 1 operating with Solaris 2.0. If the cost of data cache miss time (fa 62
fis)

is included every time a new packet is sent, this maximum will drop to a

conservative value of 8.8 Mbps.
For different packet sizes, the cost of per byte times, like memory copy
and checksum computation, may be reduced but other delays will gain impor
tance since the overhead associated with smaller sized packets is large. Some
of these times are buffer management processing, traps and interrupt service
times, and data movement across software structures of the protocol processing.
I have dealt with the sender times in the above analysis. The receiver
involves similar steps with additional overheads of context switching and inter
rupt handling. The difference between receiver and sender processing is that
the receiver must service an additional interrupt when packets are received. In
terrupts occur both when the packet is received and when DMA is completed
whereas in the sender the DMA transfer interrupt is not required. However,
when the packet receive interrupt is taken, there several packets may have ac
cumulated and all are transferred at one time. Hence the overhead associated
with traps and interrupt service could be reduced or increased depending on
actual packet delivery.
To validate our analysis, I experimented with a Sparc 1 running Solaris
2.0. This involved altering the structure for the protocol stream. The vali
dation step involved measuring the maximum throughput at the application
layer when the communication stream is terminated at IP and when it is ter
minated at the Ethernet layer. As a part of the validation, the stream of data
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were terminated at the ip.w putO routine of the i p .c module. Thus, rather
than sending datagrams down to the l e module in ip_wput() function, the
datagrams were dropped. When the benchmark application t t c p was run with
UDP3 as the protocol selection, the maximum achievable throughput measured
was 11.3 Mbps. Then I restored the original ip_wput() routine in i p .c and
changed l e _ s t a r t ( ) service routine in the l e . c module. In the l e _ s t a r t ( )
function, after the data were copied from the kernel buffers (mblks) to the l e
device buffers, the frames were freed rather than sent on the wire. The same
t t c p benchmark under U D P/IP measured 8.9 Mbps. Hence, these measure
ments validated the I/O throughput computed with our assumptions.
Finally, I wish to comment on our results relative to the studies noted
in the background section. The major factor effecting our results is that al
most all actions are serial. Certainly, we [63, 65, 61] and others have shown
[79, 78,103, 50] that parallel (pipelining) operations can provide a major bene
fit. However, true parallelism using several devices may be difficult to actually
achieve when many memory events are serialized because they must be trans
ferred over a single backplane bus. Reducing this serialization may not be
effective since serialization enables distributed memory elements to maintain
consistency. Further, I observe th at memory operations are, by far, the most
critical factor in protocol performance and they can have the greatest impact
in improving overall protocol performance as seen by the user. However, note
that a major operation which can be effectively parallelized is the checksum
computation. As a result of this work, we conclude that the current worksta
tion when used as is will not be able to support high speed LANs. This means
that investigation into the architectures which support the requirements of our
parallel communications is needed. The subsequent section explains the fea
3I selected UDP since TCP connection establishment and acknowledge phases could not
operate if IP was not actually delivering packets. Please note that changes in the protocol
code would not have a substantial effect on timing.
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tures which will enable host architectures to process network I/O at higher
rates.

3.5

Features for Parallel C om m unications System s

In a conventional bus based computer system, an incoming packet is moved
from lower layers into a buffer in the system memory. This is done either
through the CPU or via DMA. The bus is occupied during this transfer. If
DMA is used for this transfer, no CPU processing can not take place if memory
access is required. Once the packet is in system memory buffers, it is examined
for its headers and tail. The transport connection tables, linked lists and timers
are updated and checksums are computed. During this second phase, CPU re
mains busy and bus is occupied to supply CPU with data and instructions.
Lastly, data inside the packet from system buffers is moved to upper layers.
During this memory copy operation, the CPU is blocked and bus is occupied.
The reverse of these phases are true for sending packets. It is obvious from
this that I cannot expect higher performance I/O with this serialized computer
system operations. I need to redesign the system architecture such that I can
use parallel processing to provide each executing task with individual access
to memory. Also, there should be concurrency supported in various system
transfers/executions. Network devices and DMA controllers may also need to
be redesigned[83]. In this section, various features which are considered impor
tant for computer systems and workstations of high speed LANs are described.
I have classified them into architectural and protocol related features.
1. A rc h ite c tu ra l featu res: These features involve the host, its processing
and network architecture.
(a) Multiple CPUs to support parallel execution of tasks. These CPUs
may be connected to each to each other through a communication
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fabric. A valid choice for this communication fabric is a high speed
bus interconnect. This bus will connect all CPUs and memory (if
shared) together.
(b) The bus should support a high performance cache coherency between
multiprocessor caches.
(c) Memory can be local per CPU or shared among CPUs or both. In
either case, a better and efficient memory architecture featuring a
wider ( say 128 bit or more) memory may be required. The mem
ory management should be such that the maximum bandwidth can
achieved from the memory subsystem.
(d) The DMA architecture for I/O should be redesigned. The DMA
controller should be designed in a way that CPU can continue to
process while DMA is transferring data from or to memory. Use
of multiported memories is recommended for such purposes. DMA
should have a capability to handle linked lists because packets in
system memory are arranged as linked list of small buffers.
(e) The cost of context switching should be negligible. The memory pag
ing architecture should allow for wiring of certain pages of memory
to prevent swapping and flushing of memory pages. This prevention
of swapping can greatly improve the system performance.
(f) Symmetric multiprocessing must be used to allow for independent
and concurrent execution of various activities by multiple CPUs.
(g) Use of multiple channels is imperative in the realization of paral
lelism at channel level. The architecture should support multiple
network interfaces, but the decision about the number of channels
should be based on target applications. Also a choice has to be made
between having a few fast channels (for example, 100 Mb/s FDDI)
or many slow channels(for example, 10 Mb/s Ethernets).
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2. Protocol related features are:
(a) Efficient buffer management techniques should be used for allocation
and deallocation of system buffers.
(b) Checksum calculation involves all bytes of the packets to be ad
dressed, but could be computed using simple l ’s or 2’s complement
adders and XORs.
(c) The multiple timers are managed as linked lists in memory. This
may involve extensive linked lists search.

Using Hash on active

timers connection identifier should improve the performance of timer
management. It is recommended to use a single timer per connec
tion.
(d) Acknowledgment and retransmissions handling is one of the most
important issues which differentiates one implementation from an
other. Here the choice is between a distributed mode and a central
ized mode. The distributed mode assumes that each sending and
receiving transport protocol process pair maintains separate data
streams and each performs its own acknowledgment and retransmis
sion processing. A centralized mode assumes that any transmitting
process can send to any receiving process and that acknowledgments
and retransmissions are handled by separate processes.
(e) The transport window size value which will provide the maximum
throughput is another issue. Very large windows indicate a large
number of buffers holding the data for no considerable gain in through
put. Very small window can reduce throughput to very low levels.
(f) The size of the application data segments submitted to the protocol
processes will also effect the system performance in terms of longer
end-to-end delays for larger segments. Very small segment sizes will
increase the protocol overhead and hence lower throughput.
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(g) Different scheduling policies may have different impact under various
channel load conditions. A good policy which efficiently distributes
the stream of data should be selected. An adaptive scheduler policy
may be more effective as compared to simpler policies (say FCFS,
RR) under non-uniform conditions.
(h) To an application, the services provided by the underlying parallel
communication system are of primary importance. Service types
include real-time response, reliable out-of-order delivery, and reliable
in-order delivery of data.
These features can serve as important guidelines for future host sys
tem design for high speed LANs. Already a great deal of work has started
in improving memory management techniques[67]. Alternatives are being ex
plored to maximize the memory bandwidth[23]. High speed bus interconnects
like MBus from Sun Microsystem [91] have been realized. Network interface
with better capabilities are being developed [83]. It is extremely important
to consider these features as essential to the host architectures of tomorrow.
The performance study discussed here was performed on several architectural
instantiations that assumed some of these features. These instantiations and
the simulator model are discussed in the next chapter.
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Chapter 4
M ultiprocessor Instantiations

In the parallel network model, multiple levels of parallelism are considered as
shown in figure 3.2. Parallelism is employed at the transport and network layers
(upper level), and data link and physical layers (lower level). The strategy
employed at each level will influence the performance, reliability and cost of
the entire system. Performance studies are necessary to demonstrate the correct
operation of each level and to evaluate alternative approaches for each level.
In addition, models and results for each level must be integrated to permit end
to end, i.e. application-to-peer application, evaluations of the most promising
approaches. The end-to-end studies will determine overall performance and
verify the interface requirements between parallel segments.
Parallelism can be used to significant advantage at the upper layers to
provide high performance implementations of transport and network layer pro
tocols. This resolves a problem common to many networks namely, that upper
layer protocols are at least as restrictive to good performance as the lower media
access and physical levels. Studies in [95] have indicated the performance limi
tations of T C P /IP operations in Ethernets networks. Even though the speed of
T C P /IP has been improved [17], the demands placed on the upper layers will
only increase as physical data rates and throughput reach the multiple hundred
M b/s range and beyond.
In this chapter, multiprocessor instantiations of a parallel network model
are presented. The architectures presented in this chapter are designed primar53
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ily on the various features presented in the previous chapter. The instantiations
are based on the concept of multilevel parallelism. Mapping of model processes
to the physical resources in every architectures has been done. These machines
are of interest because they present different memory architectures, network
scheduler locations, network device management, and bus hierarchies. Within
the framework of current technology, the instantiations are restricted to bus
based architectures. System modeling and simulation is the central tool which
will be used to evaluate the performance of parallel network system. Each of
the presented architecture are modeled. Such models will provide useful in
sight into the operation of parallel networks. The end-to-end studies are used
to verify overall system performance, to evaluate tradeoff relating to the dis
tribution of functionality among layers, and to observe interactions between
parallel channels. A detailed description of simulation model is presented in
this chapter. Parameters and metrics of interest are also defined.

4.1

Instantiations

Our conceptual model for parallel protocol processing represents processing
functions as cooperating processes. To instantiate this model on a given par
allel hardware architecture, one needs to describe the facilities for interprocess
communication, memory architecture, and the location, number and types of
schedulers, and to map the application and the protocol processes onto the
different processors.
As a first step towards instantiation of the parallel system on these
architectures, one needs to define the degrees of parallelism that need to be
observed at various protocol levels. For our study we chose to apply paral
lelism at transport, network and media access layers, since these layers are
major components of a communication system. We selected the Internet suite
of protocols, TCP and IP, for transport and network layers respectively and
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FDDI for the media access layer. An application process is assumed which
needs to send huge amounts of data to another application at the receiver end.
Various processes identified in the previous chapter were ported to the physical
resources in the platforms discussed in this chapter. For convenience of the
reader, a brief description of the system model is repeated below again.
The application process (A P ) produces the segments of data which are
to be passed on as a complete segment to the receiver in the correct order. An
application scheduler (A51) running at a logical level below A P accepts these
segments (coming as one data stream from the sender application) and sched
ules them over multiple TCP connections which exist between the sender and
receiver hosts. It should be noted that such parallel TCP connections between
protocol processes on both sides have to be in place before data transfer is
initiated. Such connection initiation phase is a pre-consulted phase between
protocol processes and, once established its cost is amortized over duration of
the data transfers). The processes which handle TCP connections between the
peer ends are called protocol processes. These processes do the TCP (at the
transport layer) and IP (at the network layer) protocol processing on the data
segments, send/receive window management, tim er management, TCP check
sum, and IP header checksum computation. IP fragmentation is avoided at this
level of study by assuming the maximum segment size (M S S of TCP) to be
less than M T U (Maximum transfer Unit- 4500 bytes) of FDDI. Since there will
be at least one connection existing between each sender process and receiver
process, there will be a stream of data packets coming out of the each sender
process. Each protocol process may run independently on a separate processor
called protocol processor (PP). Since there will be a one to one mapping be
tween protocol processes and processors, acronym PP will be used for protocol
processing and processor both. With the availability of multiple channels, the
problem of assignment of TCP packets to correctly load balance the physical
channels is very critical. This assignment is achieved through scheduling at
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or below the network layer. This is called network scheduling (N S ). Once
transmitted on the physical channels, the data packets arriving at the receiver
FDDI are passed over to one of the receiving PPs. Based on connection iden
tification, a specific PP can be chosen to handle these incoming packets. After
completion of TC P and IP processing of the arriving packets, they are passed
on to the receiver application scheduler once a segment is completely assem
bled. Such arriving segments are passed by the receiver application scheduler
to the receiving application in the same order as they are sent by the sender.
With this concept of parallel processing in mind, the challenge is to
design MIMD (multiple instructions multiple data) like architectures in which
processors independently execute T C P /IP on multiple data streams originat
ing from a common application source stream and push processed packets on
multiple channels to provide higher end-to-end throughput. We describe three
bus-based instantiations to realize the proposed conceptual model for parallel
protocol processing. The instantiations have the following common assump
tions:
1. The bus acts as the basic communication fabric for interprocessor com
munication. Bus is chosen as the interconnect medium for the processors
to reflect the trend in existing multiprocessor workstation development.
It should be noted here that bus based architectures have a limited scal
ability in terms of number of processors that can be connected.
2. Each of the these multiprocessor architectures incorporates symmetrical
multiprocessing.
3. Each application process (AP) is located in an independent processor.
4. Each protocol process (PP) is located in an independent protocol pro
cessor.
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5. Each P P does TCP and IP processing. We assume that the application
requires reliable and ordered stream oriented data service.
6. To allocate the segments generated by the application process to the PPs,
we employ an A S located in the processor same as AP.
7. N S is located either in each protocol processor, or in a special switching
device.
8. FDDI is the network interface considered in these architectures.
9. An overlap is assumed between the processor execution and memory ac
cess such that a pipeline is created. This improvement in bus and memory
architectures can insure continuous execution of instructions by a proces
sor without having to wait for the future memory accesses to complete in
entirety.
10. Use of an advanced memory management unit (MMU) can ensure that
the memory transfer rate will be one word per memory cycle. Also, the
ability to share the regions of memory between processes as regions of
virtual memory can improve sharing of the data.

4.2

A rchitecture 1

Figure 4.1 shows a two-bus instantiation of the multilevel parallel communica
tions model.The two buses are referred to as the A B U S (or the application
bus)

and the N B U S (or

the network bus). Multiple independentCPUs are

connected between the A B U S and N B U S and each executes an independent
copy of TCP/IP. Each CPU is assumed to have sufficient local memory to
protocol processing as well as data storage functions. The inter-processor com
munication takes place by copying buffers from one CPU’s memory to another.
This copying takes place over the AB U S. The F D D I devices are connected
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Figure 4.1: Architecture 1
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to the N B U S which is the I/O bus in this architecture. All packets are copied
over the N B U S to the F D D I buffers. The main objective in selecting this
architecture is to determine the impact of distributed network scheduling and
memory on the overall performance of the system.
CPU1
API

ABus

/

Main
Memory

CPU2

CPUn

Nsi Mux/Demux

FDDI-1

FDDI-m

Figure 4.2: Architecture 2

4.3

A rchitecture 2

Figure 4.2 presents an instantiation based on Sun Microsystem’s MBus inter
connect. This architecture is selected to determine the effect of global memory
and central network scheduling on the performance. Each processor gets its
instructions and data from the shared memory. Since many independent pro-

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

60

cessors get their data and text from one shared memory, the memory contention
problem can be solved temporarily with faster memories and a wider memory
bus. This architecture employs a special switching device to switch streams
of d ata packets coming over the bus to the network interfaces and vice-versa.
This switch is called multiplexor/demultiplexor (or Mux/Demux). The out
bound packets over the bus are demultiplexed onto available FDDI devices and
inbound packets are multiplexed into one stream and put into the shared mem
ory. The processors later process these arrived packets. This device acts as the
centralized device performing network scheduling. In future, the Mux/Demux
device can also provide forward error correction.
CPUI
' A P'

W
!

as)

ABus

MM
NS

CPU2

CPUn

M SI

NBus

FDDI-1

FDDI-m

Figure 4.3: Architecture 3
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4.4

A rchitecture 3

Figure 4.3 presents an architecture baaed on Sun Sparc-10 Multiprocessor, a
four CPU shared memory machine. This architecture employs a split bus ar
chitecture, i.e. separate memory and I/O buses. Currently, FDDI devices
hang off a bus slower than A B U S. This bus is called N B U S and an inter
face unit,the MSI, exists between these two buses. The MSI interface between
memory and I/O bus has its own memory management unit to perform ad
dress translations whenever transfers are taking place over the N B U S . The
motivation behind selecting this architecture is to test the performance of the
parallel communications on an existing architecture. Another objective is to
compare the performance of two major acknowledgment schemes - distributed
(DRDA) and centralized (C R C A ).

Feature
Number of Bub
ABus Speed
NBus Speed
Memory
FDDI Interconnect
Number of APs
I-Cache Hit Rate
D-Cache Hit Rate
AS Location
NS Location

Architecture 1 Architecture 2 Architecture 3
2 (ABus Sc NBus)
800 Mb/s
800 Mb/s
Local per CPU
NBus
1
High
Low
CPU1
CPUl..CPUn

1 (ABus)
2.4 Gb/s
Shared
Mux/Demux
1
High
Low
CPU1
Mux/Demux

2 (ABus Sc NBus)
800 Mb/s
800 Mb/s
Shared
NBus
1
High
Low
CPU1
CPUl..CPUn

Table 4.1: Major architectural characteristics of architectures
Table 4.1 lists the major characteristics of the three architecture instan
tiations of the parallel communications framework. Major differences lie in the
location of the schedulers and the FDDI interconnect used in each of the ar
chitectures. Also, use of shared versus local memory is another difference in
these architectures. The peak rates listed for various buses are taken from Sun
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Microsystem’s open standard bus interconnect documents. An 800 M b/s SBus
is available today and we have assumed it to be the communication fabric in
architecture 1. In architecture 2 and 3, a recent high speed bus interconnect
announced by Sun Microsystem has been assumed. Called MBus, this bus is
rated at 2.4 G b/s peak throughput. The features listed in Table 4.1 are the ones
th at remain fixed during the entire performance evaluation. Other parameters
were varied and are discussed later in this chapter.
Simulation models were developed to analyze these instantiations and
to determine the comparative performance of the alternative approaches to
multilevel parallelism at the lower four ISO OSI model layers. The main goal of
this study is to obtain an understanding of the design tradeoff and the manner
in which they effect the network performance. Modeling both, within node and
network wide, behaviors is performed. To achieve this goal, a simulation model
developed initially at MIT [45] was adapted according to our design needs.
A description of the simulation model is provided in this second half of this
chapter.

4.5

M odel and Sim ulation

This section is an overview of the operation of the parallel network simulator
program and the description of various components in the simulator. The sim
ulator can simulate anything that can be modeled by a network of components
that send messages to one another. The program provides the means to load
the network configuration from an input file and save the results to an output
file.
The components schedule events for one another to cause things to hap
pen. The model being simulated and the action of the components is entirely
determined by the code controlling the components, not by the framework of
the simulator. The simulator itself only provides the means to schedule events
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and to communicate with the user.
The rest of the simulator consists of the event manager, the I/O routines,
and various tools (lists, queues, hash tables, etc.) that can be used to build
network components.

4.5.1

Components

The component is the basic building block of the simulator. A component
consists of a data structure and an action routine (a C function). There are
different types of components (for example, FDDI, memory, bus, protocol pro
cessor in the current implementation). All components of the same type share
the same action routine. This routine is called for each event that happens to
a component. Each instance of a component maintains a data structure that is
used to store any information needed by the components, as well as a collection
of standard information needed by the simulator for every component.

4.5.2

Types of Components

A component has a type. A particular type of component can contain many
different instances of component. For example, there can be many FDDI in
terfaces in a host. To create a new type of component, a new action routine
must be written and a new data structure for the component must be defined.
1. A p p licatio n P ro cess (A P ): The AP at the sender end generates data
segments at an exponential or uniform rate based on the throughput
required. It informs AS of the availability of segments ready to be sent.
The AP at the receiver end passively receives the data segments. A
representative example of this kind of communication is data transfer
from a high performance computer to a graphics display computer such
as is needed for remote scientific visualization.
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2. A p p licatio n S ch ed u ler (AS): At sender end, the AS receives events
from AP indicating that segments are ready to go and from TCP acknowl
edging the successful receipt of the segments. Incoming segments from
the AP are scheduled to various T C P /IP PPs according to the FCFS pol
icy. The segments are assigned to the PPs according to the order in which
they return acknowledgments for the receipt of the segments. End-to-end
throughput and end-to-end delay are important metrics measured at this
level. At the receiver end, the AS receives segments from the receiver
PPs and passes them in the correct order (same as transm it order) to the
receiver AP.
3. Bus: The bus in any of the architectures is modeled as a first come
first served queue of bust transfer requests. A request for bus transfer
is queued at the end of the input queue of the bus and, as the bus gets
serviced, the request comes to the head of the queue. The queuing delay
involved can be taken as a measure of the system performance. To take
care of transfers which are not related to the network communications,
we arbitrarily assume that, on an average basis 30% of the bus capacity
is background transfers. Bus utilization and delay in bus transfers are
important measures of the system state.
4. M em ory: In shared memory architectures, architectures 2 and 3, mem
ory transfer requests are modeled as a stream of requests (read or write)
which are handled in first come first served order. The requests are queued
and may suffer queueing delay until serviced. Access time per word de
fines the memory speed and controls the time spent by a request in the
memory. The number of times memory references are done per trans
m itted packet can be a good measure of the effective memory bandwidth
required.
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In architecture 1, local memory in PP is assumed. That is, a PP can
access memory locally over a private bus (not modeled) rather than going
over common bus. Any transfer of packets from one processor to another
will involve copying from local memory of one to another over the bus.
5. P ro to c o l P ro cesses ( P P ) : T C P /IP protocol processing is the most sig
nificant part of every simulation. For TCP protocol processing, time for
send or receive processing, checksum computation, and memory read/write
of headers constitute important activities. The send and receive window
management, timer controls, and retransmissions and acknowledgments
constitute important functionalities of send and receive operations. In
our models, we have avoided IP fragmentation and reassembly by select
ing maximum TCP packet size such that it can fit in 4500 bytes of FDDI
frame. The routing control is passed on to the NS. Hence, IP protocol
processing for send and receive signifies IP header processing. Proces
sor utilization, TCP end to end delay per TCP packet, TCP throughput
per PP, and percentage bandwidth lost in retransmissions are important
metrics of interest.
The NS has different locations in different architectures and can imple
ment different policies for scheduling of TCP packets to various FDDIs.
In architecture 2, it is logically placed centralized with respect to PP
and FDDI interfaces. In the remaining architectures, network scheduling
is distributed as part of the IP processing. Based on the load on vari
ous FDDI channels, the NS may select a from round robin or adaptive
scheduling policies. The adaptive scheduling is based on transm it queue
length and token rotation time. It schedules next TCP packet to an FDDI
interface which has minimum values for the above defined parameters.
6. F D D I: The NIU is modeled as an FDDI interface connected to a fiber
optic ring with 20 nodes evenly distributed along a length of 20 kms.
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Among these nodes, two are designated as the sender and receiver for
our experiment. Since we assume the high-bandwidth requiring nodes
coexist with low-bandwidth nodes in the network, we simulated the latter
traffic by introducing background traffic. Hence, the background traffic
is an integral part of the total network traffic and is aggregated as a
single entity in our simulations. The background traffic on one ring is
independent from the traffic on other rings. We consider both balanced
and unbalanced cases of background traffic. Also the background traffic
on a ring is not delivered to either the parallel sender and parallel receiver;
these nodes only process data belonging to the AP. If we assume, for
example, 30% of total capacity of three FDDI channels as background
traffic, then the available channel capacity will be approximately 3* (10030-token rotation loss) or approximately 120 - 135 Mbps. Since there
are many channels simulated, the combined effect of the (balanced or
unbalanced) load and network scheduling policy on these channels will
determine the effective usage of the network capacities. The network
utilizations and transm it queueing delay are important state variables.
The FDDIs are simulated in their simplest forms. Only token arrival, data
arrival, data send, and token release in a non-exhaustive environment are
simulated1.
7. M u x /D e m u x : The multiplexor/demultiplexor device in the architec
ture 2 schedules packets from PPs to NIUs in both round robin and
first-come-first-served fashion, based on the option selected. One future
use of this device can be to encode data packets and pad them with ex
tra bits to enable complete reconstruction of data at the receiver when
employing the cross channel coding [100].
^on-exhaustive means only one FDDI frame is transmitted even if the token holding
time allows for more.
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4.5.3

A ctio n R o u tin e

When an event for a component fires, the component’s action routine is called.
Components can send any type of events to one another. However, in order to a
allow the simulator to do various housekeeping functions, every action routine
must respond to a fixed set of commands. The action routine is called usually
not by the event manager, but rather directly by the simulator, to perform
these commands. A synopsis of the action routine and the commands is as
follows:
/ ** A ll o f t h e s e in clu d e f i l e s may not be needed, but th e y are th e
common o n e s . * /
#in c lu d e < sy s/ty p e s.h >
#in c lu d e < std io .h >
# in c lu d e "sim.h"
# in c lu d e "log.h"
♦in c lu d e "q.h"
# in c lu d e " lis t .h "
# in c lu d e "comptypes.h" /* The ty p e s o f components * /
# in c lu d e "packet.h"
# in c lu d e " even td efs.h " / * Types o f ev en ts ft commands d e fin e d here * /
♦ in c lu d e "event.h"
♦ in c lu d e "this_com ponent_type.h"

c a d d r .t
a c t io n ( s r c , comp,
Component * sr c ;
Component *comp;
i n t ty p e;
Packet *pkt;
c a d d r .t arg;

ty p e , p k t, arg)
/ * Component t h a t s e n t t h i s e v e n t. N u ll f o r cmds. * /
/* Component t o which t h i s event/cm d a p p lie s . * /
/* Type o f even t or cmd th a t i s happening. * /
/ * A p a ck et. * /
/* Whatever * /

{
/* U su a lly a b ig sw itch statem en t on th e event ty p e * /
>

All components accept the following commands:
1. EV _CREA TE: (Create a new instance of a component) The action rou
tine allocates the correct amount of memory for the new component’s
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data structure, creates its (empty) neighbor list, and creates any packet
queues. This command must also initialize all the private data in the
component.
2. E V _R ESE T: (Reset the state of the component) The action routine
clears out any packet queues and deletes any packets being processed.
3. EV _STA R T : (Start simulation going) The action routine must start
the simulation after receipt of this command. For example, the A P will
start generating segments. For many components, this is a no-op.
4. E V -N E IG H B O R : (Attach another component as a new neighbor) A
component allows only legal neighbors to added in its neighbor lists. For
example, in architecture 2 (and 3) memory is a legal neighbor of bus and
not the PPs. This definition of a neighbor is important for passing events
between the components.
5. EV _STO P: (Stop the simulation) A component prints the statistics it
has gathered during the simulation run to an output file. This command
is sent to all components when the simulation time is over.
Currently, there are three classes of event:
• commands (such as EV.CREATE);
• regular events (such as EV_RECEIVE); and
• private events.
Private events are meant for events that components send to themselves. For
example, the timeout events for the PPs. Regular events are ones th at cause
the system simulation to proceed and are passed from one component to its
neighbors. For example, receive event for a FDDI component signifies arrival
of a packet for transmission on fiber.
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4.5.4

Packets

Since the simulator is designed to simulate packet-switched networks, a packet
data type has been defined. A packet is merely a data structure. An event
may include a packet and most events that have to do with the simulation (as
opposed to housekeeping commands) do. In addition, there are modules to
handle the allocation and deallocation of packets. These modules keep track
of all the packets, so that when the simulator is reset all packets can be freed
in one step.
The packet data structure is not constrained to be any particular format.
A packet can contain any data. In the current implementation, the packet
structure consists of a group of variables used by the components to send packet
through the network, and structures for the TCP connection. The same packet
structure is used when the A P generates segments and passes them to the A S
for scheduling.

4.5.5

Event manager

The simulator is event-driven. Components send each other events to commu
nicate and to send packets through the network. The event manager provides a
general facility to schedule and send events. The simulator time is maintained
by the event manager in units of “ticks”. Currently, tick resolution is ten
nanoseconds. The only other event-related function that a component needs
to know about is ev_enqueue(). This feature creates a new event and places
it on the event queue to be fired at the proper time. One may schedule events
at the current time or at any time in the future. Events scheduled at the same
time are not guaranteed to fire in any particular order.
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4.5.6

Major Assumptions

The simulation models have a number of assumptions. These assumptions
are needed to avoid the unnecessary complications in the modeling process.
These assumptions represent the actual scenarios in the system and do not
oversimplify the entire process of performance study. The major assumptions
are:
1. The AP and AS process run alternately on a processor. That is, when one
process becomes idle for some reason (e.g. not enough buffers to send),
the other process is switched to run. Sometimes both the processes may
be idle and not running. No context switching overheads are accounted
for switching the idle processes to run. This is assumed because the
modern processors have more than two hardware contexts built into them
to reduce the context switching costs.
2. The AP at the sender’s end is the source of the continuous stream of
data segments. The AP at the receiver end is the sink of this stream of
segments.
3. Every bus has a maximum peak throughput rate, but a percentage of its
peak capacity is assumed to be consumed in other bus activities like bus
arbitration and setup for transfers. In our simulations, almost one third
of the bus capacity is assumed to be lost for such transfers.
4. The PPs are assumed to be independent of other processing and related
overheads. This assumption is important in knowing the performance of
the whole system without complicating the model. Also, the instruction
cache hit rate is assumed to be hundred percent for protocol processing.
This assumption holds because all modern day processors are available
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with onboard instruction cache (mostly of the order of 64 KBytes) mean
ing that the instructions needed to do T C P /IP can easily be cached in
instruction cache for the entire protocol processing.
5. The environment for modeling is assumed to be local area networks. This
assumption eliminated the need for modeling the routing and fragmenta
tion issues which are very common in wide area networks.

4.5.7

Parameters of Interest

Table 4.2 illustrates various hardware and software parameters important for
simulation and the corresponding values adopted in our experiments. The
parameters in Table 4.2 are classified into three categories; architecture-related,
scheduling-related, and protocol-related parameters. While the architecture
related parameter values chosen here represent a sample of reasonable values
in the current technology. The values in the protocol section represent range of
values that are used to obtain improved performance through experimentation.
Lower end-to-end delay and higher throughput can be a measure of a good
performance.
The time to execute T C P /IP related code on 20 MHz Sparc Station 1
was measured to be 150 fis per packet. This measurement has been reported
in chapter 3. Since same T C P /IP code is assumed to be executed on platforms
with different CPU speeds, the corresponding time can be easily computed (e.g.
75 fis for 40 MHz CPU speed and 300 (is for 10 MHz CPU speed). The bit error
probability is also translated to the packet error rate. For example, 10-6 bit
error probability can be easily used to evaluate probability of packet in error.
For a 4500 bytes packet, it amounts to approximately 2%. The remaining
parameters and their importance has been discussed in great length in chapter
3. The motivation behind selecting these parameters is to stick to major issues
and options envisioned in parallel communications system.
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Selected Architectural Related Parameters
Number of PPs
Number of FDDIs
CPU Speed in MHz
Memory Speed in nsec/word
Background Load on Bus

Selected Scheduling Related Parameters
Location of NS
Scheduling Policies

Range of Values
1 through 8
1 through 8
10 through 80 Mhz
20 through 80 nsec/word
30%of Capacity

Range of Values
Centralized or Distributed
RRor Adaptive

Selected Protocol Related Parameters

Range of Values

TCP Window Size
Application Segment Size
TCP MSS Size
Background Load on Channels
Application Data Arrival
TCP/IP Processing Time on 20 MHz CPU
Bit Error Rate on Channels

4500x(l through 10) bytes
450, 4500, and 9000 bytes
4500 bytes
Balanced or Unbalanced
Exponential or Uniform
150 microsec.
No Error or 10.0e-6

Table 4.2: Table of simulated parameters

4.5.8

Selected Metrics for Performance Measurements

Before we proceed with the discussion of the performance results, it is useful
to define the metrics of performance comparison. The purpose for selecting
these metrics is to determine the feasibility of the proposed architectures in
achieving the desired performance levels. We are interested in determining
various tradeoff and gaining better performance levels. The major metrics are:
1. End-to-end Throughput: This is the measure of the rate of data trans
fer which an application can achieve when communicating with another
application over a network. The end-to-end measure adds the guarantee
th at the achieved throughput includes the delivered bits to the receiver
only.
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2. E n d -to -e n d D elay:

This is the round-trip time of a data segment.

This time includes the time for sending and receiving both data and
acknowledgment. This is measured at the AP.
3. W ait T im e a t AS: This is the time a segment of data waits in the input
queue of AS before getting assigned to one of the PPs. This wait time is
a measure of the effectiveness of the AS.
4. W ait tim e a t F D D I: Every packet arriving at FDDI interface goes into
a queue of buffers. When the token arrives, the packet at the head of this
queue is transm itted and token is released. This results in a wait time
for the packets waiting in the queue. Measurement of this wait time can
be a good measure of efficiency of the NS.
5. N u m b e r o f T im e o u t and R etran sm issio n s: In case of errors or
packet loss, timeout and retransmissions have been used as a recovery
mechanism in TCP. There can be large number of such retransmissions if
channels lose packets or acknowledgments get delayed due to heavy load
on channels. These values can be a good indication of how effectively the
scheduling policies adapt to the network conditions.
6. R e o rd e r D elay an d R e o rd e r Q ueue Size: This represents the delay
caused by the out-of-sequence reception of TCP packets. It also includes
the delay involved in propagating received and assembled segments to the
application in the same order in which they were actually sent. A segment
is considered complete and assembled once all packets constituting it are
received. A received segment is buffered at the AS until all segments
prior to it are received. The delay involved is the time a segment has to
remain buffered owing to prior segments not being received yet.
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Chapter 5
R esults and M easurem ents

Relating to performance, two key issues in parallel networking are the decom
position of work, specifically data streams and processing tasks, and an effective
distribution of this work among the parallel elements. Embedded in these issues
are such factors as:
1. The protocol data unit or packet size that is to be processed at each level;
2. Effective methods and techniques for controlling the distribution of data
to be transmitted based on available resources and input demands;
3. Distribution of workload between processors;
4. Use of alternative distribution of workload among processing elements in
the event of load changes and failures;
5. Recombination and redistribution of data and processing activities if
other sets of parallel elements exist;
6. Effective and/or special handling of particular services as identified by
various data types or uses; and
7. Use of alternative policies to distribute packets over multiple channels.
Of these issues indigenous to parallel network systems, the most signifi
cant ones are related to the distribution of protocol processing workload among
74
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multiple PPs. Channel assignment strategy can be based on dynamic or static
operations, choice of strategy, and the ability to perform load balancing.
Simulation models have been developed to evaluate parallel network in
stantiations. These instantiations and their major characteristics are discussed
in chapter 4. These models were implemented to gain insight into the appli
cability of currently available architectures to the parallel network framework.
A two step methodology is adopted to achieve this objective of evaluating the
performance of these architectures and study the issues concerning parallel
networks. Initially simulation models are used to estimate the bounds on the
performance of the multiprocessor architectures. Impact of various issues is
also studied. Secondly, a multi-channel prototype is explored. This prototype
only integrates at the lower level, that is, media and physical layers. Prototyp
ing upper level parallelism at transport/network layers requires development
of more complicated software and availability of multiprocessor architectures.
Therefore, only prototyping effort at the lower level is reported. Lower level
prototyping is used to study network scheduling in the multiple Ethernets. The
most important factor in any simulation study is verification and validation. A
discussion of this process is presented.

5.1

Sim ulation : Verification and Validation

The goodness of any simulation model is measured by the closeness of the
model output to that of the real system. Since a number of assumptions con
cerning the behavior of the system were made when developing the model, two
steps are employed to determine the goodness of the model. The first step
is verification. Verification can also be called debugging. That is, ensuring
that the model does what it is intended to do. A number of techniques can
be used for debugging. As a first step to avoid bugs, modular programming
techniques are employed. The modules have well defined interfaces and they
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communicate with each other through these interfaces. Modularity thus allows
the verification of the model to be broken into smaller problems of verifying
modules and interfaces. Additional checks in the outputs in the programs are
used to identify bugs. Counts of packets are checked from the source to the
destination such that total number of packets sent is same as total number of
packets received, and that they match the total number in the system. Event
traces, procedure traces, and variable traces are used for additional verification.
The second step is m o del v alid atio n . Validation refers to ensuring
that the assumptions used in developing the model are reasonable. Mostly
the assumptions, input, and output values are validated using expert intu
ition. Some real system measurements are also used to validate the model.
We used measurements to validate our models as follows. As stated earlier,
a typical uniprocessor workstation can generate around 9 Mb/s network I/O
with existing 80 ns/word memory subsystem and Ethernet network. A similar
memory processing subsystem is modeled as an alternative using our simula
tor. The simulation output results show 8.5 M b/s as end-to-end throughput
achievable by an application. This way first validation of our model is achieved
and successful approximation of the system processing is confirmed in terms of
measured throughput.
As a next step towards validation, heuristic methods are employed to
remove transients from the simulation results. Long runs are employed to
ensure that the presence of initial conditions does not affect the results. Also,
initial data is not considered in determining the overall averages. This is done
to avoid introducing the transients into the averages. Once the system is in
steady state the averages will not change much as the observations are thrown.
A method of b atc h m ean has been used to study the variance and transient
removal.
In batch mean method, the simulation run is divided into several parts
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of equal durations. Each such part is called batch. The mean of observations
in each batch is called b a tc h m ean. This method studies the variance of the
batch means as a function of batch size. The method used is as follows:
1. For each batch compute batch mean.

1
Xi —

yi

X{j

n ~ l

where,
j =
n = batch size
2. Compute overall mean.

where,
m = \_N/n\ number of batches
N = Number of observations

3. Compute the variance of the batch means.
1

m

V ar(x) = ------ J2 & ~ *)2
m - 1 i=1

Increase n and repeat steps 1 and 3 for n = 3, 4, 5, ....
Then variance is plotted as a function of the batch size. The length of the
transient interval is the value of batch size at which the variance definitely starts
decreasing. Once such plot has been illustrated in Figure 5.1. For architecture
3, the count of packets (TCP) arriving at the MSI interface (see Figure 4.3)
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Figure 5.1: Batch variance as a function of batch size
are taken for 100 equal durations of the simulation. The batch mean procedure
of elimination of the transients is employed. As illustrated in the plot, after
the batch size of 10 the variance changes very little. The rationale behind this
method is as follows[51]:
Suppose the length of the transient period is T. If the batch size n is
much less than the T, initial batches bring the overall mean towards the initial
batch mean and the variance is small. As the batch size is increased, the vari
ance increases. At n larger than T, only the first batch mean is different, other
batch means are approximately equal. This results in decrease of the variance.
Note that in using this method, one should ignore the peaks on the variance
curve that are followed by an upswing. From Figure 5.1, the initial increase of
variance with respect to small batch size is not visible. Only the falling part
of the variance curve is visible. This may be due to the fact that the initial
transient period is much smaller than the one hundredth of the simulation run
assumed (i.e. l/100th of 1 second run). Still for statistics collection purposes,

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

79

initial l/10th of the duration of simulation is not considered.
It is also important that the length of the simulation is properly cho
sen. If the simulation is too short, the results may be highly variable. Another
validation is, the confidence intervals for the number of TCP packets arriv
ing at the MSI interface. The same observations are used in determining the
confidence interval as were used in the computation of batch mean. The confi
dence interval for 95% confidence (mean is 34.32 packets) is ±0.1342 packets.
This narrow width of the confidence interval suggests that the duration of the
simulation run is satisfactorily chosen.
Now that model verification and validation is complete, the discussion of
the results and various observations on the behavior of the system is presented.
The next section summarizes the performance of the various architectures under
study.

5.2

Sim ulation R esults

The overall approach of this research is to rely on the modeling study in the
initial phase and use the results as input to the prototype development effort.
Specifically, the modeling study will provide the information for a comparison
of our parallel approach with other high speed network research efforts. It will
also be used to evaluate the alternatives with in the parallel approach. These
studies will allow the analysis of latency, buffer size, data loss, throughput, and
delay as a function of different hardware devices, placement of functionalities,
architectural alternatives, and amount of information passed between layers.
Early experiments were done with the simulation models to determine
the values of the following parameters that give better performance in terms
of throughput and round trip delay: (Please note that both these metrics were
measured on end-to-end basis)
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1. CPU Speed;
2. Number of PPs;
3. Number of FDDI interfaces;
4. Memory Speed;
Once all of the above are determined, the rest of the experimentation will
be done to determine the values for the parameters:
5. Application Segment Size; and
6. TCP Window Size.
The parameters, once selected, would define various hardware and soft
ware attributes of the architectures under study. In this early evaluation phase,
bus speed is not assumed to be a parameter because every bus is assumed to
be a representative of currently available bus systems. In the last phase of this
study, totally configured architectures are studied for various alternatives in
scheduling, processing requirements, and channel selection strategies.

5.2.1

CPU Speed

The first hardware parameter which is determined is CPU Speed. The proces
sors in these architectures will be shared for protocol processing and other user
applications. We need to find a CPU speed for which the protocol processing
is not consuming the entire processor time, leaving a major percentage of the
CPU for other user activities. Throughput and round trip delays should not
suffer when such a criterion is used for selecting the CPU speed. A slower
CPU means that less share of the CPU utilization is available for the user
applications when priority is given to the protocol processing.
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Figure 5.2: Throughput as a function of CPU speed
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Figure 5.3: Protocol processor utilization as a function of CPU speed
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Results of the experiments with the architectures to determine the suit
able CPU speed are reported in Figures 5.2 through 5.4. CPU clock frequency
(in MHz) is used as the measure of its speed. In Section 3.4, experimentally
determined T C P /IP processing time on a 20 MHz CPU has been reported as
150 fis (no checksum computation). Based on this measurement, processing
time for 40 MHz CPU will be 75 fis. Similarly, we computed T C P /IP pro
cessing time for other CPU clock frequencies. To create an environment free
of bottlenecks that can impact performance results, fast memory (20ns/word),
and a large number of FDDIs (eight because NBus is rated at 800 M b/s peak)
are selected. Table 5.1 lists all the major parameters and their values used.

Parameter
No. of CPUs
No. of FDDIs
Memory Speed
ABus
NBus
Load on Bus
Load on Channels
TCP Window Size
Appl. Segment Size
FDDI Frame Size

Architecture 1 Architecture 2 Architecture 3
8 PPs + 1
8
20 ns/word
800 Mb/s
800 Mb/s
0%

8 PPs + 1
8
20 ns/word
2400 Mb/s
0%

8 PPs + 1
8
20 ns/word
2400 Mb/s
800 Mb/s

0%

0%

0%

4x4500 bytes
4500 bytes
4500 bytes

4x4500 bytes
4500 bytes
4500 bytes

4x4500 bytes
4500 bytes
4500 bytes

0%

Table 5.1: Major parameters for early experiments
Figures 5.2 through 5.4 show throughput, utilization, and round trip
delay respectively as function of CPU speed for all three architectures. From
these plots, an initial increase in CPU speed almost doubles the throughput.
But after 40 MHz CPU speed, there is not much improvement in throughput
or round trip delay. From these figures, 40 MHz is selected as the CPU speed
for all later experiments.
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Figure 5.4: Round trip delay as a function of CPU speed

5.3

A pplication Scheduling and N um ber o f P P s

Experiments are repeated for PPs. The objective of these experiments is to
determine the number of PPs such that throughput is maximized and round
trip delay is minimized. Configuration of the architectures is the same as what
is listed in Table 5.1. The difference is that the number of PPs are varied from
one through eight and the CPU speed is fixed at 40 MHz.
Figures 5.5 and 5.6 illustrate observed throughput and round trip delay
respectively as a function of number of PPs. Initially, throughput increases
with an increase in the number of PPs.

These architectures, however, are

unable to maintain this increasing rate in throughput with continuing increase
in the number of processors. This occurs because the bottleneck now shifts
to limited bus capacity in case of architecture 1, and memory bandwidth in
case of architectures 2 and 3. As observed from these figures, the optimal
performance in terms of higher throughput and lower round trip delay occurs
for three protocol processors in case of architectures 2 and 3. For architecture

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

84

Throughput in Mb/s
700 ----------- 1—
Architecture 1 0 —
Architecture 2 H—
600
Architecture 3
500
400
300
200
100

Number of Protocol Processors

Figure 5.5: Throughput as a function of number of protocol processors
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Figure 5.6: Round trip delay as a function of number of protocol processors

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

85

1, throughput continues to increase with the increase in number of protocol
processors. But this increase gradually tapers for number of protocol processors
greater than six. Round trip delay also continues to decreases until six PPs
are used and then it takes an upward swing. This is due to the fact that
bottleneck is now in bus speed which is rated at peak of 800 M b/s (as compared
to the observed throughput of 600 Mb/s and more for larger number of PPs).
Architecture 1 shows better performance because local memory per PP proves
as an advantage over shared memory in the other two architectures.
To estimate the impact of increase in number of PPs on the schedul
ing, we also observe the average queueing delay per segment at the AS. For
architecture 1, queueing delay decreases for every added PP. The rate of de
crease in this delay slows down after four PPs. In architecture 2, after four PPs
the queueing delay remains stationary at approximately 450 fis since adding
additional PPs does not result in increase in throughput. Similar behavior is
observed in architecture 3. In its case, queuing delay is around 600 //s. Hence,
based on the performance plots, three PPs is selected as the suitable value for
configuration of all the architectures.

5.4

N etw ork Scheduling and N um ber o f F D D Is

For these three architecture, the impact of increasing number of FDDIs on
performance is illustrated through Figures 5.7 and 5.8. Parameters listed in
Table 5.1 are kept same except the number of FDDIs is varied from one through
eight. There is a linear increase in throughput observed with increasing number
of FDDIs (refer Figure 5.7). Saturation in throughput after a certain number
of FDDIs in shared memory architectures (five for architecture 3, and seven for
architecture 2) is observed. A linear increase is seen in case of architecture 1
until eight FDDIs but for greater number of FDDIs it behaves similar. Weighted
average of queueing delay per packet at FDDI interfaces was also measured.
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Figure 5.7: Throughput as a function of number of FDDIs
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Figure 5.8: Queueing delay at FDDI as a function of number of FDDIs

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

87

This is shown in Figure 5.8. An inverse relationship between queueing delay
and number of FDDIs is observed for all the architectures. From Figure 5.8, the
knee of the curves is observed at three FDDIs. Beyond three FDDIs, there is
not significant improvement in queueing delay. Hence, three FDDIs are selected
as the value for the later phase of the experimentation.

5.5

M em ory Speed

Impact of memory access tim e and type of memory on the performance of each
of the architectures is illustrated in Figures 5.9 and 5.10. The most commonly
used memory today is 80 ns/word, with the super-computers like Cray using
20 ns/word memory. Such fast memory is very expensive as compared to 80
ns/word memory. Table 5.2 lists the peak memory bandwidth and effective
memory bandwidth available for various memory speeds. When computing
effective memory bandwidth for network I/O , three memory accesses per word
of data transmission are assumed (application write, TCP data read + TCP
checksum write, FDDI packet read through DMA). Hence, for a particular
memory speed, effective memory bandwidth is the upper bound on throughput
at the application level in shared memory architectures[74].

Memory Speed
(ns/word)
20
30
40
50
60
70
80

Peak Bandwidth
(Mb/s)
1600
1067
800
650
525
450
400

Effective Bandwidth
(Mb/s)
525
350
250
200
175
150
125

Table 5.2: Memory Speeds and related memory bandwidths
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Figure 5.9: Throughput as a funcion of memory speed
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Figure 5.10: Round trip delay as a function of memory speed
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The results reported in this study use the same configuration as listed
in Table 5.1. Performance of Architecture-1 is independent of the memory
speed since every processor has its local memory. Architectures 2 and 3 have
different behavior from architecture 1 because the CPUs in these architectures
share a common memory. The overall throughput approximately reduces to the
effective memory bandwidths listed in Table 5.2. If there are other memory
intensive tasks going on in these shared memory architectures, then throughput
is expected to reduce further. Throughput shows an inverse relationship with
the memory speed while round trip delay displays a linear relationship (refer
Figures 5.9 and 5.10).
From these initial experiments, the final configuration of three archi
tectures is illustrated in Table 5.3. Along with values of major hardware pa
rameters, background load classifications is also presented in this table. The
background load on FDDI channels is classified into no load, balanced load
and unbalanced load. A 30% (of FDDI capacity ) uniform load is put on each
FDDI channel to test for balanced load conditions. To test the response of
parallel communications architectures to varying conditions on channels, three
unbalanced load conditions are tested. In first case, different loads (20%, 30%
and 40%) loads are applied on each channel1 such that their overall average
is 30%. In second and third cases, the constant loads are varied at different
rates over the entire run of the simulation. To model slow variation of load on
each channel, the load is varied eight times (variations are spread uniformly
over the entire simulation) and every time load was incremented by 10% with
a limit of 70% as maximum load. Fast variations are modeled as 200 such
variations during the entire simulation. Every variation lasts equal duration.
The objective behind simulating these varying load conditions is to check for
the effectiveness of the network scheduling of packets to parallel channels.
1There are three FDDI channels in every architecture.
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Parameter
CPUSpeed
Number of APs
Appl. Load
AS Location
AS Type
AS Policy
ABus Speed
NBus Speed
Memory
Memory Speed
Number of PPs
NS Type
NS Location
NS Policy
FDDI Interconnect
Number of FDDI
FDDI Speed
FDDI Load Types
(1)
(2)
(3)
(3a)
(3b)

(3c)

Bus Load types
(1)
(2)

Architecture 1 Architecture 2 Architecture 3
40 MHz
1
Exponential
CPU 1
Centralized
FCFS
800 Mb/s
800 Mb/s
Local per CPU
80 ns/word
3
Distributed
CPU2, CPU3, CPU4
RR/Adaptive
NBus
3
100 Mb/s

40 MHz
1
Exponential
CPU 1
Centralized
FCFS
2400 Mb/s
Shared
80 ns/word
3
Centralized
Mux/Demux
RR/Adaptive
Mux/Demux
3
100 Mb/s

40 MHz
1
Exponential
CPU 1
Centralized
FCFS
2400 Mb/s
800 Mb/s
Shared
80 ns/word
3
Distributed
CPU2, CPU3, CPU4
RR/Adaptive
NBus
3
100 Mb/s

No Load
Balanced 30%Load
Unbalanced Load
Fix - (20, 30, 40%)
8 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%
200 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%

No Load
Balanced 30%Load
Unbalanced Load
Fix - (20, 30, 40%)
8 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%
200 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%

No Load
Balanced 30%Load
Unbalanced Load
Fix - (20, 30, 40%)
8 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%
200 Variations
(20%+10%) mod 70%
(30%+10%) mod 70%
(40%+10%) mod 70%

No Load
Balanced 30%Load

No Load
Balanced 30%Load

No Load
Balanced 30%Load

Table 5.3: Final architectural parameters
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5.5.1

Transport Window Size
Throughput in Mb/s
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Figure 5.11: Throughput as a function of TCP window size for Arch. 1
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Figure 5.12: Round trip delay as a function of TCP window size for Arch. 1
To determine TCP window size for which the parallel network system delivers
maximum throughput with minimum round trip delay, experiments were con
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ducted for varying window sizes. These experiments were repeated for different
application segment sizes. Figures 5.11 through 5.16 illustrate the impact of
window size for small (500 bytes) and large (4500 bytes) segment sizes for all
the architectures. From these plots, the results indicate that the window size
selection should be such that:
1. No PP starves for data to be sent while waiting for the acknowledgments.
This will only hold if TCP send window is still open. This condition helps
in achieving higher throughput by proper application scheduling.
2. No packet waits unnecessarily in sender’s window. This condition helps
in achieving lower round trip delays. A large send window in a communi
cations system implies larger buffer space for accepting bytes from sender
application. Since same PP is doing send and receive functions, the delay
per byte in TCP window buffers will increase for large window.

Throughput in Mb/s
140
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120
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80
70
60
50
40
30
1
2
3
4
5
6
7
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9
TCP Window Size in Multiples of 4500 Bytes

>
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Figure 5.13: Throughput as a function of TCP window size for Arch. 2
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Figure 5.14: Round trip delay as a function of TCP window for Arch. 2

5.5.2

Application Segment Size

To avoid introducing additional latency, the segment size for any architecture
should be bigger than the TCP packet size and smaller than the TCP window
size. Experiments suggest that a small segment size (500 bytes) results in low
throughput and high round trip delay. But for 4500 bytes segment there is a
considerable improvement in performance (e.g. 50 M b/s for 500 bytes segments
and 110 M b/s for 4500 bytes segment). There is a 100% increase in throughput
when application segment of FDDI frame size are used. For application segment
sizes larger than FDDI frame size, the PPs will generate multiple TCP packets
from a segment. This is so because FDDI frame size is the maximum transfer
unit when FDDI networks are used.

5.5.3

Scheduler Location
Table 5.4 illustrates the comparative performance of the NS when used

in centralized and distributed mode. Although the architectures in consid-
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Figure 5.15: Throughput as a function of TCP window size for Arch. 3
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Figure 5.16: Round trip delay as a function of TCP window for Arch. 3
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Load on Bus

Load on FDDI

No Load

No Load

30%Load

30%Load

30%Load

30%Load

NS Policy

Metric

Round Robin Throughput (Mb/s)
RTDelay (ms)
Throughput (Mb/s)
Adaptive
RTDelay (ms)
30%Balanced Round Robin Throughput (Mb/s)
RTDelay (ms)
Adaptive
Throughput (Mb/s)
RTDelay (ms)
Unbalanced Round Robin Throughput (Mb/s)
Constant
RTDelay (ms)
Adaptive
Throughput (Mb/s)
RTDelay (ms)
Unbalanced Round Robin Throughput (Mb/s)
Slow Varying
RTDelay (ms)
Adaptive
Throughput (Mb/s)
RTDelay (ms)
Unbalanced Round Robin Throughput (Mb/s)
Fast Varying
RTDelay (ms)
Adaptive
Throughput (Mb/s)
RTDelay (ms)

Distr. NS Centr. NS Distr. NS
Arch. 1 Arch. 2
Arch. 3
230
2.453
226
2.494
133
4.268
132
4.286
92
6.173
130
4.336
53
10.829
76
7.537
76
7.500
84
6.740

130
4.345
131
4.324
131
5.956
120
4.715
112
5.041
119
4.751
56
10.062
69
8.248
75
7.609
77
7.362

117
4.818
114
4.949
116
6.698
109
5.169
106
5.354
110
5.139
57
10.011
95
5.917
71
8.005
105
5.419

Table 5.4: Comparative performance of three architectures
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eration differ, the activities of NS are similar.

Under varying unbalanced

load conditions, distributed network scheduling (architecture 3) outperforms
the centralized network scheduling (architecture 2). Specifically, when simi
lar adaptive scheduling policy is used in both the cases, distributed network
scheduler results in higher throughput (105 Mb/s) as compared to centralized
network scheduling (93 Mb/s). Under balanced load conditions on channels
and no load conditions, however, centralized scheduling (Architecture 2) per
forms better than distributed scheduling (130 Mb/s vs. 117 M b/s). But, this
result is due to the nature of the architectures used rather than scheduling
algorithm.

5.5.4

Comparison of Architectures

Table 5.4 presents a comparative illustration of the performance of the three
architectures for various network scheduling policies and background loads on
channels. Under no load and balanced load conditions, architecture 1 out
performs other two architectures by almost 1.7 times in terms of throughput
and 1.9 time in terms of round trip delay. For constant unbalanced load on
channels, adaptive network scheduling policy shows a marked improvement in
performance. This improvement is more significant in terms of reduced round
trip delay. For varying load conditions, architecture 3 out performs the other
two architectures in adapting to the dynamic load conditions. Architecture 2
is the most sluggish to fast varying conditions.

5.5.5

Acknowledgment and Retransmission

In parallel network systems, an important issue is the number of ways transport
window can be managed and retransmissions and acknowledgments can be
processed. This issue is non-existent in serial systems, since there are not
very many options existing relating to the mapping of such activities to the
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processors. As discussed in Chapter 3, TCP window can be managed in an
entirely distributed way or in an exclusive centralized fashion. On architecture
3, a comparative study of CRCA and DRDA is performed. Architecture 3 is
selected for this performance comparison because it resembles closely to an
available architecture (Sun Microsystem’s Sparc-10) and in prototyping phase
it is feasible to implement one of these possible schemes based on the outcome
of this study.
In centralized mode, one protocol processor is assigned a special pur
pose task of implementing a shared TCP window for other PPs. All packets
transm itted and received are first referred to this special processor for TCP
window updates and related decision making about TCP processing. Acknowl
edgments and retransmissions out of the shared TCP window are handled by
this processor. The distributed window management is the usual case in which
every protocol processor implements its own TCP window and every operation
is done independent of any other protocol processor. For a fair comparison of
the two schemes, following architectural configurations are considered:
1. Distributed management: 3 Protocol Processors, 8x4500 bytes TCP win
dow per processor
2. Distributed management: 2 Protocol Processors, 8x4500 bytes TCP win
dow per processor
3. Centralized management: 2 Protocol Processors, 16x4500 bytes shared
TCP window
The rest of the configuration remains the same for all these cases (see
Table 5.3.
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5.5.6

DRDA vs. CRCA

Tables 5.5 and 5.6 summarize the effects of centralized and distributed modes of
window management on the performance of the system. Here, the performance
is measured in terms of the achieved throughput (Mbps), the end-to-end delay
between the TCP entities, the utilization of PPs, percentage of retransmissions
due to timeout, and the delay at the receiver end between the TCP entity
and the application due to out of order reception of packets and segments
respectively. These were measured under the conditions of lossless channels
(Table 5.5) and lossy channels (Table 5.6).

M e a su re d P a ra m e te r

CRCA

DRDA

DRDA

3 P P s , 16x T C P W in d o w

3 P P s , 6 x T C P W in d o w

2 P P s , 8 x T C P W in d o w

N o L oad

B al

U nB al

30%

30%

No Load

B al

U nB al

30%

30%

No Load

B al

U nB al

30%

30%

RR

RR

RR

ADAP

RR

RR

RR

ADAP

RR

RR

RR

ADAP

T h ro u g h p u t (M b /s )

12 5

10 6

107

103

11 7

10 8

63

12 0

117

115

60

101

E n d - t o - E n d D e la y ( m s )

7 .4

9 .2

1 1 .3

1 1 .7

5 .6

7 .2

15.1

5 .9

3 .9

4 .6

7 .9

5 .2

P P U t i l i s a t i o n (% )

40

24

26

26

16

13

11

16

24

19

16

21

T C P R e s e q . D e la y ( m s )

0 .4

0 .7

1.4

1 .3

0 .2

0 .4

3 .2

1.1

0 .2

0 .4

3.1

1.1

S e b e d . R e s e q . D e la y ( m s )

1.0

1 0 .6

1 4.1

1 2 .3

0.1

0 .5

0 .7

0 .5

0 .1

0 .5

0 .7

0 .5

Table 5.5: Architecture 3 : DRDA vs. CRCA (Lossless Channels)

1. T h ro u g h p u t: With unbalanced background traffic, the adaptive assign
ment of packets to channels (ADAP) results in higher throughput than
the round-robin (RR) policy. While its effect is insignificant in the cen
tralized window management, it is effective in the distributed mode. For
example, in the lossless case, with 3 PPs each with a window size of 8
packets, the throughput with ADAP is 1.6 times that of RR. With 2
PPs, however, the throughput with ADAP is only 1.5 that of RR. These
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M e a su re d P a ra m e te r

CRCA

DRDA

DRDA

3 P P s , 16x T C P W in d o w

3 P P s , 6 x T C P W in d o w

3 P P s , 8 x T C P W in d o w

No L oad

B al

U nB al

3 0 ft

3 0 ft

N o L oad

B al

U nB al

3 0 ft

3 0 ft

No Load

B al

U nB al

30%

3 0 ft

RR

RR

RR

ADAP

RR

RR

RR

ADAP

RR

RR

RR

ADAP

T h ro u g h p u t (M b /s )

10 3

99

64

63

101

10 0

61

99

99

95

60

63

E n d - t o - E n d D e la y ( m s )

6 .1

1 3.1

1 4.4

1 4 .7

6 .3

7 .9

1 3 .6

6 .6

4 .3

5 .5

6 .3

5 .7

P P U tilis a tio n ( f t)

41

36

30

30

16

13

10

15

34

16

16

30

T C P R e s e q . D e la y ( m s )

0 .9

M

3 .1

3 .1

1.6

1 .4

6 .9

1 .6

1 .3

1.1

3 .3

1.4

S c h e d . R e s e q . D e la y ( m s )

6 .3

1 1 .7

1 6 .0

1 3 .4

1.6

1 .3

3 .6

1.

0 .6

0 .7

0 .9

0 .8

Table 5.6: Architecture 3 : DRDA vs. CRCA (1% Loss on Channels)
observations are also valid in the case of the lossy channels. These re
sults support earlier studies which identified the key performance factors
in parallel ring networks, and justifies the use of adaptive policies in as
signing messages to alternate channels to maximize performance [70, 69].
The effect on throughput from increasing the number of processors, and
thereby increasing the effective TCP window size is clear from the results.
While the effect is insignificant under balanced background traffic, it is
quite significant under unbalanced background load. For example, with
the lossless channel and adaptive assignment of packets, the throughput
with 3 PPs is 1.2 times that with 2 PPs; this comparison is also appli
cable to channels with loss. When we consider the round-robin policy,
however, the effect is not so apparent. For example, with the lossless
channel and unbalanced background, the throughput with 3 PPs is only
0.8 of the 2-PP system. Similarly, for the system with loss on channels,
the throughput of the 3-PP system is only 0.9 of the 2-PP system. This
is counterintuitive. We attribute the reduction in the throughput of the
3-PP system to the RR policy rather than the number of PPs. In other
words, even though the increase in the number of PPs (and hence the
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effective window size) improves the system throughput under unbalanced
background load cases, the increase is overshadowed by the decrease in
throughput with the RR policy when the number of PPs is increased.
In summary, under unbalanced load conditions it is observed that (i)
increasing the number of PPs will decrease the throughput under the
RR policy, and (ii) increasing the PPs will improve the throughput with
adaptive assignment of packets.
2. E n d -to -e n d Delay. TCP end-to-end Delay is the delay between TCP
connections at the source and receiver. With no background traffic on
the channels, the distributed window management (with RR) achieves
lower delay than the centralized management (with RR). In fact, the 3PP distributed mode has a delay which is 0.8 of the 3-PP centralized
mode. Within the distributed case, the 2-PP system has a delay which is
0.8 of the 3-PP system. This can be explained as follows. As the number
of PPs is increased, so does the total effective window size. Thus, given
the same number of physical channels, an increased contention occurs
for the channels under the 3-PP system than the 2-PP system. Hence
additional delay will occur at the channels. The higher delay with RR is
due to its naive assignment of packets to channels. This also supports our
earlier results on the effects of assignment policies on parallel channels
[70, 69]. These observations are also valid under balanced and unbalanced
background load conditions.
3. P P U tilizatio n . The results of PP utilization as seen in Tables 5.5 and
5.6 indicate both the overhead of centralized mode as well as the effect
of memory bottleneck. Considering the no-background traffic case, even
though the throughput is the same in the centralized and the distributed
case, the processor utilization is quite different: the 3-PP centralized
system has 40% utilization, and 3-PP distributed one has 16% utiliza-
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tion. We attribute the higher processing overhead in the centralized case
to the additional communication and control processing involved in the
centralized processing. The memory bottleneck is apparent from the dis
tributed 2-PP and 3-PP systems: (i) both result in the same throughput
(163 Mbps), (ii) the total processing to yield this throughput is equally
divided among the processors: 16% PP utilization for the 3-PP case, and
24% utilization in the 2-PP case. If memory were not the bottleneck, we
would have expected higher throughput and hence higher utilization per
PP in the case of the 3-PP system.
4. R e tra n sm issio n P ercen tag e. To study the impact of loss of packets
or acknowledgments in channels in the parallel system we measured re
transmissions as percentage of the total packets transmitted for the cases
listed in Tables 5.5 and 5.6. The results (not shown in Tables 5.5 and 5.6)
indicate that the centralized mode suffers more retransmissions as com
pared to distributed mode (20% as compared to 12% of the total packets
transmitted). We attribute this behavior to a greater staleness of round
trip time in calculating timeout timers and a single processor deciding
about the loss of a packet or an acknowledgment. One major conclusion
from this study is that for a loss of packets or acknowledgments as low
as 1% of the total packets that go on the medium, a large percentage
of retransmissions (10-20%) result. This indicates a serious inadequacy
in determining the exact time to retransmit a packet and estimation of
the packet loss in current TCP protocol. In other words, it illustrates
the importance of using the latest value of round trip time (which cor
relates to the most recent state of the network channels) in reducing the
retransmissions due to timeout.
5. T C P R eseq u en ce Delay. This represents the delay caused by the
out-of-sequence reception of TCP packets. The inefficient assignment of
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packets to channels by the RR policy is reflected in this delay. If packets
are assigned to a channel with heavy load, the receiving TCP has to
wait for the packets that are stuck in slower channel. While other out of
sequence received packets are placed in the resequencing queue. Hence,
the TCP resequencing delay for out of order packets accumulates. In all
cases, the resequence delay is higher with the RR policy. In addition,
the delay is higher with the 3-PP system than with the the 2-PP system.
This is due to the increase in the number of processes doing the wrong
channel assignment of packets.
6. S ch ed u ler R eseq u en cin g Delay. This represents the delay involved in
propagating received and assembled segments to the application in the
same order in which they were actually sent. A segment can be considered
complete and assembled once all packets constituting it are received. A
received segment is buffered at the application scheduler until all segments
prior to it are received. The delay involved is the time a segment has to
remain buffered owing to prior segments not being received yet. It can
be seen from the tables that this delay is an order of magnitude more in
the centralized mode than in the distributed.
In summary, simulation modeling has enabled investigations into the
architectural advantages of parallelism in network system. These models have
enabled us to perform a comparison of various differing design strategies and
to predict accurately the performance of parallel systems. Among other things,
these models have enabled the investigation of performance improvement mech
anisms such as load balancing and elimination of temporally serial operations
in network systems. Also, these models have been instrumental in determining
if high data rate nodes using all channels of parallel network can coexist with
other nodes.
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5.6

E xperim ental M easurem ents for N etw ork Schedul
ing

Even though a number of design related issues have been resolved through
modeling and analysis, there are a number of other issues that can only be
resolved through a prototype.

A prototype is also useful in validating the

results from modeling and analysis. A prototype for parallel communications
systems can be used to address following issues:
1. The impact of parallelism at different communications layers on overall
system performance;
2. The overhead of additional interfaces (schedulers) between communica
tion layers;
3. Determining system bottlenecks including limitations due to the speed
of protocol processing, speed of interfaces (e.g. contention for bus and
memory) and buffering; and
4. Limitations on the applications due to the proposed architecture.
The prototype development will help in understanding the implications
and limitations of using current technology in building multi-hundred Mb/s
networks.
In this section we report about a parallel network prototype built using
uniprocessor workstations. Non-availability of multiprocessor workstation at
the time of prototype study forced us to study parallelism at the lower level
(media access and physical layers) only. Nevertheless, the problem of assign
ment of packets to channels is still an outstanding issue which can be studied
in this prototype. Also, for the first time ever an attem pt is made to utilize the
available parallel channels completely transparent to the user applications. In

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

104

this developmental study, the IP module is modified to receive a single stream
of data from a TCP connection and divide it into multiple streams based upon
the number of parallel network interfaces available. On the receiver side, this
modified IP module recombines the multiple streams of d ata into a single TCP
stream referring to one TCP connection. The Solaris 2.0 operating systems, its
TCP and IP modules are used.

5.6.1

D etails of the Experimental Testbed

The parallel network prototype was built on a testbed consisting of four Sun
Sparc 1 workstations, each having two Ethernet cards for two different Eth
ernets (shown in Figure 5.17). Two of the workstations were used as load
generators on the network. The remaining two communicated with each other
using parallel Ethernets. The performance was measured with respect to these
two workstations. In addition, for some experiments a LAN analyzer (Sniffer)
was connected to one of the Ethernets to monitor traffic and generate traffic.
The results of this study are restricted to this particular setup and the number
of hosts connected to the parallel networks.
For the parallel network prototype, many issues need to be taken care of
at IP level. Since two network routes exist from every machine to every other
machine, major program modifications were needed for the following purposes:
1. In itia liz a tio n of p arallel ro u te s: Under Solaris 2.0 when a workstation
boots up, it acknowledges the existence of multiple (two in our case) Eth
ernets. But when it comes to communicating with other hosts, T C P /IP
usually uses the default route (Internet Route Entry, IRE) to reach the
peer host. In most cases, it is the leO interface which is used. The IP
module was modified such that two parallel IREs were created and ini
tialized when parallel networks were used. For the prototype, the code
had static parallel IREs for the hosts (Horsa and Ceolwulf, see Figure
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5.17). Hence, static parallel routes were established for Horsa to com
municate to Ceolwulf on both the channels and vice-versa. All existing
applications (like telnet, ftp and rep) work without modification in the
parallel environment. The use of parallel channels is transparent to these
applications.

2. Mismatch of Ethernet - IP address association: The streams archi
tecture of the TCP and IP modules was also modified. For the receive part
of the IP module, the parallel incoming streams of IP datagrams were con
nected to the read queue of the TCP connection between the two peers.
This change resulted in a significant improvement in the performance of
the parallel prototype. The current implementation of the IP module
can be explained with the help of an example (see Figure 5.17.). When
an IP datagram for host 128.82.6.211 arrives at the l e i interface, the
ip _ rp u t() service routine assumes that the datagram has arrived on the
wrong interface since the IP address of l e i is 128.82.7.211. Although
both the Internet addresses refer to the same host on the network, the
existing IP module processes a datagram in such a way that it is handled
through leO interface. With this unnecessary queueing of the datagram
downwards rather than upwards, throughput of parallel networks suffered
greatly (actually the throughput at the application level halved).
3. D eveloping an efficient algorithm to h a n d le load v aria tio n s on
th e netw ork:
Since the modified IP module was now entrusted with the task of dividing
the incoming stream of packets from TCP connections between Horsa and
Ceolwulf (see Figure 5.17), the assignment of the packets to the correct
Ethernet was extremely important. If IP assigns most of the packets to
a heavily loaded channel and does not effectively balance the load on the
available channels, the performance of the system will suffer. This means
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more collisions, less throughput, and higher latency for all the hosts try
ing to communicate over these channels. We tested several algorithms
to determine which worked best under various channel conditions. The
details of the algorithms are presented below.
Parallel Sender

Load Generator

LAN Analyzer

Sigeberh

Ceolwulf
led

Sniffer
lei

Six Network
12& 82.6.23I

128.82.6.211

1 2 8 4 2 .6 .2 2 I

128.82.7.231

1 2 8.82 .7.21 “

128.82.7.22<

Penda

Load Generator

.Seven Network

Horsa

Parallel Receiver

Figure 5.17: Experimental testbed for Parallel Ethernets
The modifications to the TCP module were modest. The TCP window
size was increased from 4KBytes to 50KBytes so that flow control did not
necessarily held up the transmit and receive capabilities of the prototype. In
subsequent paragraphs, the scheduling algorithms I developed and tested on
the prototype are explained. To estimate the load on the channels, collisions
seen by an Ethernet interface over a period of time were used as a measure.
The collisions an Ethernet interface sees when it tries to transm it were counted
and not all the collisions happening on the network because counting the latter
can become a big overhead to the overall Ethernet driver performance. So in
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order to determine the load of a channel, a small number of packets on each
channel were transm itted and the collisions suffered were counted.
For assignment of packets to Ethernets, various scheduling policies were
used. They were:
1. A lg o rith m 1: R o u n d R o b in A lg o rith m (R R A ) Under uniform con
ditions on the channels, the round-robin policy of assigning packets to
the available Ethernets resulted in good performance because there was
not much to adapt. The RRA is :

1. I f f i r s t tim e s e le c t leO ; l a s t = leO.
2 . I f l a s t == leO s e le c t l e i ; l a s t = l e i .
3 . I f l a s t == l e i s e le c t leO ; l a s t = leO .

2. A lg o rith m 2: A d ap tiv e A lg o rith m (AA)
RRA performed packet assignment without considering background loads
on the Ethernets and hence encountered many collisions. As a result, the
latency for all the hosts increased and a percentage

ofthe bandwidth

was wasted in collisions. The following AA algorithm samples both the
channels at fixed intervals given in terms of the number of packets trans
mitted. Each such interval is called a Slot. The collision count during the
transmission of a Sam ple number of packets is used in deciding which
channel to use for the remaining (S lot - Sam ple) packets. This sam
pling process is repeated after every slot packets is sent (see Figure 5.18).
Both slot and sample are user controlled parameters and are set using
ndd2 utility.
The adaptive AA algorithm is:
2Ndd is a maintenance command to get and set driver configuration parameters. For
more details please refer to Sun Microsystems Solaris 2.0 maintenance commands manual.
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Sample

IP Packets Grouped into Slots
Slot

Figure 5.18: Illustration of the relationship between SLOT and Sample IP
Packets for Adaptive Algorithm
1. R eset th e C o llis io n counts on both th e ch an n els.
2. Send sample p a ck ets u sin g RRA and count th e c o l l i s i o n s .
3 . I f ( C o llis io n count on leO $<$ C o llis io n count on l e i )
Send ( S lo t - Sample ) on leO }
4 . I f ( C o llis io n count on leO == C o l l is i o n count on l e i )
Send ( S lo t - sample ) u sin g RRA
5. I f ( C o llis io n count on leO $>$ C o llis io n count on l e i )
Send ( SLOT - sample) on l e i
6 . Repeat th e above p r o c e ss once SLOT p a c k e ts are s e n t.

3. A lg o rith m 3: Im p ro v ed A daptive A lg o rith m (IA A )
The problem with the AA is that its selection criteria is limited to the
sample packet decision period and it cannot adapt to changing traffic
on both the Ethernets effectively for the (SLOT - sample) packets. The
following algorithm keeps the collision history of the last one time period
(slot) and uses it to assign the packets to be transmitted on each Ethernet
in the next time period. This effect was achieved by estimating the load of
a channel and using this information in the next time period. Freeness of
a channel was computed by subtracting the ratio of number of collisions
observed in the previous slot to the number of packets transmitted on it.

1. F reen ess o f leO = 1 - C o llis io n s on leO /P ack ets se n t on leO
2. F reen ess o f l e i - 1 - C o llis io n s on l e l/P a c k e t s se n t on l e i
3. Find th e number o f p ack ets to be tr a n sm itte d u sin g 1 and 2
4 . Send th e above c a lc u la te d number o f p a ck ets on leO and l e i
5. Repeat th e above p r o c e ss fo r next S l o t .
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The prototype was tested in different channel loadings and for all three
algorithms of assigning IP packets to the networks. The results from the mea
surements are reported in the next section. To generate background loads on
the Ethernets, (see Figure 5.17) two workstations and a LAN analyzer were
used. The LAN analyzer can generate traffic on any Ethernet in a loopback
form, but the two workstations are used to pass background data over both
Ethernets and a single Ethernets. Background load environments of uniform
(and continuous) loading of the Ethernets are created. Bursty background load
environments are created when two workstations would exchange a random
number of bytes after a random sleep as background data. For bursty envi
ronments, the burst transfers were approximately 1 Mbps when being tested
for 10% bursty background loads. The same load pattern was used for other
bursty background loads. For some experiments, the LAN analyzer is used to
generate continuous background loads on one Ethernet and background load
generator pair on the other. The measurements were carried for long dura
tions ( « 400-600 sec.) and large amounts of data transfer ( « 400 Mbytes).
Numerous tests were done for each experiment to take care of the variations.

5.6.2

Experiment Measurements and Results

In chapter 3, it was observed that the maximum throughput that can be
achieved at the user level can be limited by the host architecture rather than
the network capacities. A workstation like Sparcstation 1 can generate up to
80% of the capacity of an Ethernet LAN.
Impact of the checksum computation on the throughput is an interesting
issue. Experiments were performed with and without checksum to determine its
impact. With no background loads on the Ethernet, the throughput observed
with and without checksum is 8.6 Mbps. Under a background load of 50%
(generated by Sniffer) on Ethernet, the throughput with checksum was 3.2

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

110

Mbps and without checksum was 3.3 Mbps. Hence, for the environment we
had created, we found that avoiding the checksum computation did not create
a big difference in the performance of the workstations connected on a Ethernet
LAN.
The other major result of these experiments was the demonstration that
parallelism can result in higher throughput at the user level. One cannot say
that the use of more than one Ethernets will guarantee higher throughput. The
fact is th at the correct load balancing on the two Ethernets should result in
getting maximum utilization of the available Ethernets in the presence of other
traffic. Figure 5.19 shown below illustrates this result. It is clear from the
figure th at the throughput at the user level improves by almost 1.8 times (3.7
Mbps for single Ethernet case as compared to parallel Ethernet case) when the
background load of 50% is being pushed uniformly on the Ethernets. When
the Ethernets are lightly loaded, the parallel case was able to provide only 17%
improvement in the throughput as compared to the single Ethernet case. This
was due to the fact that the performance of the sender (or receiver) machine
was governed by its architectural limits. If we compare the performance of the
round-robin algorithm to the adaptive algorithm (IAA), we observe that the
blind round-robin scheduling of IP packets to the two Ethernets performs a
little worse than the adaptive scheduling. Note however that the round-robin
algorithm will perform very poorly if there is a large imbalance in loads on the
channels.
Results of experiments with two kinds of the adaptive algorithms are
also reported. The first algorithm, A A scheduling, makes the decision of the
assigning all of the (slot - sample) packets to an Ethernet based on the absolute
collision count observed during transmission of sample number of packets. The
second algorithm, IAA scheduling, assigns packets based on the ratio of the
collisions to the number of packets sent on an Ethernet. Experiments with
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Figure 5.19: Performance Comparison of a Single Ethernet versus Parallel
Ethernets___________________________________________________
various values of slot and sample were also performed. These results are listed
in Table 5.7.
B/G Load on
Six-net Seven-net
23%
23%
23%
23%
23%
23%

Parameters
Slot Sample
5000
50
50000
50
100
50

Throughput
M b/s
7.6
7.1
8.0

Pkts sent on
Six-net Seven-Net
56K
293K
50K
300K
109K
224K

Table 5.7: Performance of A A Scheduling Under Bursty Loads on Ethernets
From Tables 5.7 and 5.8, the impact of the parameter sizes on the per
formance is illustrated. If scheduling is based on AA, the inability to distribute
the packets on the channels effectively is evident (refer to Table 5.7) because
scheduling decisions are based on short sampling periods. From second row of
Table 5.7, it can be seen that lower throughput is the result of wrong assign
ment of 50K minus 50 packets on seven-net much of the time. Throughput
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increases, however, to 8 M b/s when the sampling of 50 packets is done every
100 packets, meaning that this parameter selection in AA scheduling impacts
the overall performance.
For second algorithm, IAA scheduling, which makes decisions based
on the history of collisions during last SLOT, a significant consistency was
observed in the throughput levels. For any combination of the parameters,
the throughput changed marginally. Only for 50K slot values, throughput falls
a bit (Table 5.8) because the SLOT size is too big to adjust to changes in
the background load quickly. The second adaptive algorithm adapts quickly
to the burst changes in the background load to maximize throughput. When
the RRA is compared with the IAA scheduling, the throughput obtained with
round-robin was 8.0 M b/s as compared to 7.9 Mb/s of adaptive policy. But in
the round robin case, 1 collision occurred per 2 IP packets transmitted (89K
collisions for 165K packets sent on Six-net and 73K collisions for 165K packets
sent on Seven-Net) as compared to 1 collision per 4 IP packets transmitted
(42K collisions for 138K IP packets sent on Six-net and 48K collisions for 198K
IP packets sent on Seven-net). This reduction in the collisions implied a better
latency for all the hosts connected to the network and less bandwidth wasted
for collisions on Ethernet.
B/G Load on
Six-net Seven-net
23%
23%
23%
23%
23%
23%

Parameters
Slot Sample
5000
50
50000
50
100
50

Throughput
Mb/s
7.9
7.8
7.9

Pkts sent on
Six-net Seven-Net
138K
198K
151K
184K
168K
163K

Table 5.8: Performance of IAA Under Bursty Loads on Ethernets
For the uniform and similar background loads on the two networks, it
was observed that the adaptive scheduling algorithm effectively produces the
performance similar to the round robin scheduling. The round-robin scheduling
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gave 7.8 M b/s throughput as compared to 7.9 Mb/s for IAA scheduling. Since
the loads on both Ethernets was 23% uniform and continuous, the collision
counts were also not very different. For the round-robin case, there were 50K
collisions for 166K packets sent on the Six-net and 43K collisions for 166K
packets sent on the Seven-net. For IAA adaptive algorithm, there were 47K
collisions for 160K packets sent on the Six-net and 40K collisions for 171K
packets sent on the Seven-net. Hence, the IAA algorithm resolves to round
robin algorithm under uniform background load conditions.
For burst loads, the round robin assignment policy results in a larger
number of collisions on each network than the adaptive policy. For a burst load
of 23% on both channels, the round robin and IAA adaptive policy produce 8.0
Mbps throughput. A dramatic decrease, however, in the number of collisions
from round robin to adaptive policy resulted. In case of the round robin policy,
the number of collisions on the Six-net were 89K for 165 packets sent (i.e. 1
collision for every 2 packets) and those on the Seven-net were 73K for 165K
packets sent (i.e., 1 collision for every 2 packets). But the adaptive policy
resulted in 20K collisions on the six-net for 173K packets sent (i.e., 1 collision
per 9 packets) and 24K collisions on the seven-net for 158K packets sent (i.e.,
1 collision per 7 packets). This significant decrease in the number of collisions
implies less waste of bandwidth and lower latency for hosts connected to the
Ethernets.
B/G Load
10%
19%
23%
50%

Mb/s Achieved
8.1
8.1
7.9
6.4

Collisions (leO/lel)
23K/18k
38K/32K
47K/40K
77K/82K

Coll. as % of Pkts
14%/11%
24%/19%
29%/23%
36%/60%

Table 5.9: Parallel Ethernet Performance table for uniform and continuous
loading of Ethernets
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B/G Load
10%
19%
23%
30%
40%

M b/s Achieved
8.1
8.0
8.0
8.1
7.5

Collisions (leO/lel)
20K/16K
21K/24K
21K/31K
25K/29K
30K/32K

Coll. as % of Pkts
12%/10%
12%/14%
12%/19%
15%/18%
17%/18%

Table 5.10: Parallel Ethernet Performance table for Bursty loading of Ethernets
For general interest, the performance of IAA scheduling algorithm under
different background loads on the two networks is illustrated in Tables 5.9 and
5.10. From these tables, it can be observed th at there were more collisions for
the uniform background loads than the bursty loads. It can be seen that the
IAA (see Table 5.10) manages to keep the collisions down at the cost of a small
loss in throughput when very high bursty load conditions (40%) exist on the
channels.
This prototype study is the first major study to employs parallelism
applied at the lower layers of a communication system. Performing this pro
totype study helped to verify that scheduling of packets on multiple channels
is an important issue. Under unbalanced and non-uniform conditions on chan
nels, a simple policy like round robin can result in dramatic under utilization of
the channels. Thus, some form of adaptive scheduling is needed to intelligently
load balance the channels. This practical prototype demonstrated the feasi
bility of employing parallelism in networks and using this parallelism without
requiring any changes in existing applications. This demonstration of possible
integration is an important step towards multilevel parallel communications.
This prototype study will maximize the potential for further interest in this
technique.
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Chapter 6
Conclusions

In this thesis, I have analyzed the use of multi-level parallelism to provide
high speed communication services to a single application at a single network
node. A general framework for coarse-grain parallelism appropriate for use in
a high performance network node. This framework employs parallelism at all
layers of ISO OSI model has been developed. A special case of this framework
was adopted to implement parallelism at upper and lower levels. The upper
level includes transport and network layers while the lower level includes data
and physical layers. Since performance is highly dependent on real issues such
as hardware properties (e.g., memory speeds and cache hit rates), operating
system interference (e.g., interrupt handling), and protocol performance (e.g.
effect of timeouts) I performed detailed simulation studies of three architectural
instantiations of the model. These architectures are bus-based multiprocessor
workstation nodes (true representatives of current technology). Mapping of the
general model into concrete architectures required selection of scheduling algo
rithms and assigning processes (protocol and scheduling) to physical processors.
To operate near the potential speeds possible using a particular architecture,
this mapping reflected the communication fabric available in the underlying
hardware.
Some general conclusions about the use of multilevel parallelism for high
performance networking can be drawn.
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1. Multilevel parallelism can deliver more than 100 M b/s with currently
available hardware platforms, such as the Sun Sparc Station 10, with
existing networking protocols, such as TCP and IP, and with parallel
FDDI rings.
2. Scale up is near linear in the number of channels (at least up to a few
hundred Mbps). This is more significant since these performance results
were obtained from the use of current hardware architectures, existing
protocols and MAC layer components not designed with high speed net
work applications in mind. Performance scale up with increase in number
of processors is limited, but this phenomenon is due to the inherent capa
bilities of architectures, bus bandwidth and shared memory bandwidth,
rather than the framework itself.
3. Since these results are based on existing hardware without specialized
software (except perhaps for some simple modifications of the FDDI
drivers), they represent a low cost solution to providing multiple 100
Mb/s on current machines.
4. The proposed parallel framework is flexible in a number of ways. This
architecture can incorporate any number of existing or future protocol
and hardware standards. This feature is enhanced further by the use of
independent parallelism at upper and lower levels.
5. The use of multiple processors providing identical services and the use of
space division multiplexing will provide better reliability than monolithic
approaches. Additional benefits are graceful degradation and low-cost
load balancing.
6. This architecture supports running several different protocols (e.g., TCP
and UDP) in parallel. This allows, for example, different TCPs to man
age network connections with different service requirements (many small
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messages for many users handled by one TCP with several other TCPs
providing a high bandwidth network connection for a single application).
7. The basic architecture is able to incorporate many improvements from
other work such as, reduced data movement, fast TCP, gigabit nodes,
and fine-grained parallelism, again with a near linear speed-ups as these
improvements become available.
I also make some detailed conclusions about the particular architectures
studied. These conclusions should also apply to other hardware platforms with
similar features.
1. The Sun Sparc-10 based parallel processing architecture is capable of
delivering throughput in excess of 100 Mb/s provided that sufficiently
fast memory is available.
2. Scheduling and scheduler placement has significant impact on the perfor
mance.
3. A simple scheduling policy of network scheduling fails to push expected
throughput at lower round trip delay under unbalanced channel load con
ditions.
4. Proper assignment of application data segments to available processors
is of prime importance. Incorrect assignment may result in longer round
trip delay per segment.
5. The distributed network scheduling architecture outperforms the central
ized network scheduling architectures in terms of higher throughput and
lower round trip delay.
6. The throughput capability of a shared memory architecture is limited by
the memory bandwidth. This is true for distributed memory (i.e., local
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memory per processor architectures) as well, but the combined memory
bandwidth of entire system is large enough.
7. Under balanced load conditions, a distributed memory architecture will
outperform the shared memory architectures.
Some general conclusions related to properties of protocols, when used
in a parallel environment, can be made.
1. The segment size of the data flowing from the application to the transport
layer must be the same size as MAC frame size to reduce round-trip
delay time. A small segment size causes too much overhead in protocol
processing meaning performance will degrade significantly.
2. The TCP window size should be such that none of the protocol processors
starves for data and no packet waits extra for available TCP send window.
This optimality of window size is an important criterion.
3. As window size increases beyond the optimal size, round trip delay in
creases for each examined architecture.
4. Distributed mode (DRDA) of retransmissions and acknowledgments han
dling outperforms centralized mode (CRCA).
5. W ith unbalanced background traffic, the adaptive assignment of packets
to channels results in higher throughput than the round-robin policy. For
the DRDA case, increasing the number of protocol processors decreases
the throughput when round-robin scheduling is used. Throughput in
creases, however, when adaptive policy is used.
6. End-to-end delay is higher in CRCA than in DRDA.
7. The resequencing delay at TCP and at the application scheduler levelis
higher in the centralized case than the distributed case.
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8. Efficient implementation of the TCP timeout timers mechanism in the
case of multiple parallel channels is nontrivial and requires further study.
9. Errors and Packet loss on channels can significantly affect the perfor
mance of the parallel system due to many retransmissions and improper
timeout calculations.
10. On large diameter networks (with large latencies) parallel channels can
be used with forward error correcting techniques, such as cross channel
coding, to reduce latency and to significantly reduce the need for retrans
mission of data.
The general conclusion is that multilevel parallelism is effective for in
creasing the networking capabilities of currently available hardware and is a
promising approach for building true high performance network nodes. It is
compatible with, and complements, much of other work toward designing such
nodes.
The development of a prototype to study parallelism at lower level is
the first m ajor study of parallelism applied to networking. Study of various
assignment policies used to assign packets to channels was performed. A m ajor
conclusion out of this prototype study is the verification of the claim that simple
channel assignment policies cannot result in load balancing on channels. Some
intelligence has to used in doing this decision making process. This prototype
has demonstrated the feasibility of parallelism in networks.

6.1

Future D irections

Future works should be pursued in two areas. First, protocol processing should
be mapped on to newer workstation architectures where parallel CPU’s are
operational. These architectures are required in order to truly determine effec
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tiveness of processing protocol operations in parallel. Questions like what oper
ations most effectively lend themselves to parallel process should be asked. This
is a many faceted question; we note that we have previously studied parallel
operations based upon parallel TC P/IP processing where as La Porta[77] and
others[103, 50] have implemented parallel streams within a protocol structure.
Second, how does architecture, and more importantly, how do various perfor
mance requirements influence this mapping of protocol processing to worksta
tion architectures? By performance requirements, we mean that some data
must be delivered in a stream, such as video, where as other can be delivered
in a batch fashion even though embedded within is video or graphic data. This
might affect the ordering and priorities which we give to various processing ele
ments in the protocol stream. Finally, memory interface, which we have found
in the work to date to be extremely important, may hold the real key as to
how effective parallel protocol processing really will be. Since the memory bus
effectively serializes memory references, the eventual key may be how can par
allel operations be most efficiently implemented while maintaining consistency
in the memory.
A second area for future work must consider parallel channel utilization
and control. This is similar to the load balancing problem faced in parallel
computers. Various traffic types exist, e.g., voice, video and data with various
message sizes. There are many operational policies related to media access con
trol and message submittal which can be used to support message balancing.
For example, in previous work on token rings [70, 69, 35], it was postulated that
as many as 10 different parameters could be adjusted to support a network’s
availability for traffic handling. When parallel channels are used the number
of combinations of parameters which are available increases significantly. In
that work, it was shown that running channels with different parameters was
very effective in supporting multiple traffic types without degrading overall
performance over a wide load range. In [35] an algorithm was presented which
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provides good performance for CSMA/CD access, however, it has only been
tested under limited operating and disturbance conditions. More work is re
quired in order to document this algorithm’s performance over a wide range of
conditions, to compare it to other algorithms, and to determine the most sat
isfactory methods for using the network access and message submittal policies
to support integrated traffic on parallel CSMA/CD channels.
Also in the context of continuing investigations with the prototype, the
prototype should be enhanced such that there is more than one background
sender and receiver pair. Also, measuring the speed with which the scheduling
algorithm adapts properly to the changing background loads on the network
will be good metric to compare scheduler performance.
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